Hari Krishna

Software Engineer

Bengaluru, Karnataka, India10 yrs 6 mos experience

Most Likely To SwitchHighly Stable

Key Highlights

Expert in Physical Design and Static Timing Analysis.
Proficient in low-power design methodologies.
Experienced in using Synopsys tools for ASIC design.

Stackforce AI infers this person is a Physical Design Engineer specializing in ASIC development and low-power design.

Contact

Skills

Core Skills

Physical DesignStatic Timing Analysis

Other Skills

power planningfloor planningShell ScriptingPerlTCLSynopsys toolsSynopsys PrimetimeCTSDesign Rule Checking (DRC)Application-Specific Integrated Circuits (ASIC)Timing ClosureTimingLow-power DesignICCPlace & Route

Experience

10 yrs 6 mos

Total Experience

2 yrs 1 mo

Average Tenure

5 yrs 1 mo

Current Experience

Mediatek

Staff Engineer

Mar 2021 – Present · 5 yrs 1 mo · Bangalore

Static Timing Analysispower planningfloor planningShell ScriptingPerlTCL+12

Synapse techno design innovations private limited

Senior Engineer

Feb 2019 – Mar 2021 · 2 yrs 1 mo · Bangalore

Blr labs pvtltd

Senior Physical Design Engineer

Nov 2018 – Feb 2019 · 3 mos

Objecttrees soft consulting india private limited

Physical Design Engineer

Oct 2016 – Dec 2018 · 2 yrs 2 mos · Hyderabad, Telangana, India

Cognizant

Programming Analyst

Aug 2015 – Aug 2016 · 1 yr · Hyderabad, Telangana, India

Education

Vellore Institute of Technology

Master of Technology - MTech — Communication engineering

Jul 2013 – May 2015

Krishna chaitanya Institute of Technology & Sciences, Jawayar nagar , MarkapurPIN-523316(CC-JU)

Bachelor of Technology - BTech — Electronics and communications Engineering

Sep 2008 – Apr 2012

Stackforce found 100+ more professionals with Physical Design & Static Timing Analysis

Explore similar profiles based on matching skills and experience

Avilash Mohanty

Senior Physical Design Engineer

at NVIDIA

Delhi, India8 yrs 9 mos exp

Arun Koithyar

Digital Design Manager

at Texas Instruments

Bengaluru, India25 yrs 2 mos exp

SRUTHY S

Engineer

at MediaTek

Palakkad, India8 yrs 9 mos exp

Embedded SystemsVery-Large-Scale Integration (VLSI)

Raja Mondal

Lead Engineer

at Cadence

Bangalore Urban, India8 yrs 2 mos exp

arun cs

Senior Department Manager

at MediaTek

Bengaluru, India21 yrs 1 mo exp

CharacterizationASIC

Abhesh Tripathi

Memory Solutions Architect at Intel

at Intel Corporation

Bengaluru, India19 yrs 5 mos exp

Shubhankar Das

Lead Engineer

at Qualcomm

Faridabad, India10 yrs 1 mo exp

Nikhil Singh

Silicon Design Engineer 2

at AMD

Itarsi, India3 yrs 8 mos exp

SystemVerilogUniversal Verification Methodology (UVM)