Kishore YC

Software Engineer

Bengaluru, Karnataka, India11 yrs 3 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • 7 years of experience in VLSI domain.
  • Expert in Physical Design and Silicon Validation.
  • Proficient in multiple EDA tools for semiconductor design.
Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in VLSI and Physical Design.

Contact

LinkedIn

Skills

Core Skills

Physical DesignSilicon Validation

Other Skills

Static Timing AnalysisClock Tree SynthesisPCB DesignVery-Large-Scale Integration (VLSI)SemiconductorsLinuxVerilogSynthesisFloorplanningPlacementSynopsys PrimetimeIC CompilerCMOSPost Silicon ValidationModelSim

About

Experienced with a demonstrated history of working in the semiconductors industry. Skilled in Physical Design and Silicon validation. ~7 years of experience in VLSI domain. Tools: PnR - Synopsys ICC & ICC2, Innovous PV - Calibre, ICV Timing analysis - PrimeTime, Tweaker

Experience

11 yrs 3 mos
Total Experience
2 yrs 9 mos
Average Tenure
4 yrs 6 mos
Current Experience

Mediatek

Staff Engineer

Oct 2021 – Present · 4 yrs 6 mos · Bengaluru, Karnataka, India

Physical DesignSilicon Validation

Adept chip services pvt ltd

Physical Design Engineer

Jun 2020 – Sep 2021 · 1 yr 3 mos · Bengaluru, Karnataka, India

Physical Design

Pozibility technologies pvt ltd

Physical Design Engineer

Jan 2018 – May 2020 · 2 yrs 4 mos · Bengaluru, Karnataka, India

Physical Design

Tessolve

Silicon Validation Engineer

Oct 2014 – Dec 2017 · 3 yrs 2 mos · Bengaluru Area, India

Silicon Validation

Education

New Horizon College of Engineering

Bachelor of Engineering - BE

Jan 2011 – Jan 2014

Sikkim Manipal University - Distance Education

Master of Business Administration - MBA

Jan 2017 – Jan 2019

Stackforce found 100+ more professionals with Physical Design & Silicon Validation

Explore similar profiles based on matching skills and experience

Ravindra Krishnamurthy

Ravindra Krishnamurthy

Engineering Manager

at Intel Corporation

Bengaluru, India23 yrs 1 mo exp
Project ManagementInfrastructure Management
Gaurav Raj

Gaurav Raj

Senior Physical Design Engineer

at Qualcomm

Bengaluru, India3 yrs 8 mos exp
Design Technology Co-OptimizationDevice and Process IntegrationPhysical Design FlowPhysical Verification
Satyam Jain

Satyam Jain

Pre silicon validation Engineer

at Accenture in India

Bengaluru, India5 yrs 4 mos exp
Pre silicon validationVLSI-Emulation
Aswani Reddy

Aswani Reddy

Staff Engineer

at Samsung Semiconductor India R&D

Bengaluru, India8 yrs 1 mo exp
Embedded Software DevelopmentARM Architecture
Devank Aeron

Devank Aeron

Design Verification Trainee

at Silicon Patterns

West Delhi, India3 yrs 10 mos exp
Functional VerificationVerification and Validation (V&V)
guruprasad mahalingam

guruprasad mahalingam

Senior Director of Engineering

at Intel Corporation

Bengaluru, India25 yrs exp
Engineering LeadershipEngineering ManagementMicroprocessor Design and VerificationFront-End Design
Ammar Imam

Ammar Imam

System Integration Engineer

at Intel Corporation

Bengaluru, India10 yrs 6 mos exp
Madan Shastri

Madan Shastri

Senior Director, HW Engineering

at NVIDIA

Santa Clara, United States31 yrs 1 mo exp
System DesignValidation