A

Anitha Itamsetti

Product Engineer

Andhra Pradesh, India6 yrs experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in PCIe Protocol verification.
  • Strong background in SystemVerilog and UVM.
  • Proven ability to deliver projects independently.
Stackforce AI infers this person is a Semiconductor Verification Engineer with expertise in PCIe and FPGA technologies.

Contact

LinkedIn

Skills

Core Skills

Pcie ProtocolDebuggingField-programmable Gate Arrays (fpga)C

Other Skills

SystemVerilogUniversal Verification Methodology (UVM)Python (Programming Language)RTL CodingDigital Circuit DesignVerilogXilinx Vivado

About

Interested to work on electronics and communications field

Experience

6 yrs
Total Experience
3 yrs
Average Tenure
3 yrs 4 mos
Current Experience

Mediatek

Senior Design Verification Engineer

Dec 2022 – Present · 3 yrs 4 mos · Bengaluru, Karnataka, India

  • Verification of PCIe Gen5 and Gen4 IPs.
  • Test Plan and Testcase Development using SV and UVM.
  • Test creation for Code Coverage.
  • Received Appreciation for quick ramp-up, Delivering Protocol Knowledge across different teams, and For working Independently.
DebuggingPCIe Protocol

Cadence design systems

3 roles

Product Validation Engineer II

Promoted

Aug 2021 – Dec 2022 · 1 yr 4 mos

  • worked on Verification of Protium Emulator
CField-Programmable Gate Arrays (FPGA)

Product Validation Engineer I

Mar 2020 – Jul 2021 · 1 yr 4 mos

Product validation Consultant

Aug 2019 – Feb 2020 · 6 mos

Education

National Institute of Technology, Kurukshetra, Haryana

Bachelor's degree

Jan 2015 – Jan 2019

Stackforce found 100+ more professionals with Pcie Protocol & Debugging

Explore similar profiles based on matching skills and experience

Jayachandra Basi Reddy

Jayachandra Basi Reddy

Senior Embedded Software Engineer

at AMD

India9 yrs exp
Raghu Srinivasamurthy

Raghu Srinivasamurthy

Lead Engineer

at Silicon Labs

Bengaluru, India7 yrs 10 mos exp
FPGA prototypingHardware EngineeringRTL Design
Mansi Gupta

Mansi Gupta

Senior Engineer

at MediaTek

Bengaluru, India3 yrs 9 mos exp
RTL DesignFPGA Design
Rishabh Agarwal

Rishabh Agarwal

Quantitative Researcher

at Graviton Research Capital LLP

Kolkata, India5 yrs 1 mo exp
Ravina Chauhan

Ravina Chauhan

Sr application engineer

at Cadence Design Systems

Dehradun, India4 yrs 7 mos exp
Amandeep Singh

Amandeep Singh

Accumulated Expertise

at Career-Wide Experience

Roorkee, India0 mo exp
Dhruv Gupta

Dhruv Gupta

Tutor (DSA)

at Indian Institute of Technology, Kanpur

Kota, India1 yr 2 mos exp
Krishna Murthy

Krishna Murthy

Senior Engineer

at MediaTek

Bengaluru, India5 yrs exp
ASICRTL Verification