ARCHANA R.NAIR

Product Engineer

Kottayam, Kerala, India3 yrs 9 mos experience
AI ML PractitionerHighly Stable

Key Highlights

  • Expertise in VLSI design and timing closure.
  • One year of hands-on experience at Intel Corporation.
  • Strong academic background with first-class distinction.
Stackforce AI infers this person is a VLSI design engineer with a focus on timing analysis in semiconductor industry.

Contact

Skills

Core Skills

Very-large-scale Integration (vlsi)Static Timing Analysis (sta)

Other Skills

VerilogTiming ClosureArtificial Intelligence (AI)Machine LearningUser Experience (UX)Android DevelopmentAndroidXilinx VivadoInternet of Things (IoT)Convolutional Neural Networks (CNN)AnsoftMATLABModelSimAtlas SilvacoCadence Virtuoso

About

Currently working in Intel Corporation as Physical Design Clocking Engineer. Handling clock design and Timing Closure (STA) for different blocks. Completed 1 year internship in Intel Corporation itself. Did M. Tech VLSI Design in Amrita Vishwa Vidyapeetham, Kollam 2020-22

Experience

3 yrs 9 mos
Total Experience
3 yrs 9 mos
Average Tenure
3 yrs 9 mos
Current Experience

Intel corporation

2 roles

SoC Design Engineer

Aug 2022Present · 3 yrs 9 mos

VerilogVery-Large-Scale Integration (VLSI)Timing ClosureStatic Timing Analysis (STA)

Graduate Technical Intern at Intel Corporation

Aug 2021Aug 2022 · 1 yr

  • Did 1 year internship at Intel in server team.

Education

Amrita Vishwa Vidyapeetham

Master of Technology - MTech — VLSI

Jan 2020Jan 2022

Rajiv Gandhi Institute of Technology, Kottayam

B. Tech with Honors — Electronics and Communication

Jan 2016Jan 2020

M G M N S S H S S Lakkattoor

Higher secondary

Jan 2014Jan 2016

Stackforce found 100+ more professionals with Very-large-scale Integration (vlsi) & Static Timing Analysis (sta)

Explore similar profiles based on matching skills and experience