chiranjeevi srinivas L

Product Manager

Bangalore Rural, Karnataka, India7 yrs 1 mo experience
Highly Stable

Key Highlights

  • Senior DFT Engineer with extensive experience in testing methodologies.
  • Proficient in DFT tools and Automatic Test Pattern Generation.
  • Strong background in PCB testing and troubleshooting.
Stackforce AI infers this person is a DFT Engineer specializing in semiconductor testing and validation.

Contact

LinkedIn

Skills

Core Skills

DftDesign For Testing

Other Skills

Automatic Test Pattern Generation (ATPG)SOCCalibrationDFT toolsArduinoMatlabVHDLPCB testing and trouble shootingXJTAGDiagnosys S790XilinxPower electronics circuits trouble shootingNetworkingRf module trouble shootingbench level pcb testing

About

Presently working as Senior DFT engineer in intel Bangalore

Experience

7 yrs 1 mo
Total Experience
2 yrs 7 mos
Average Tenure
1 yr 11 mos
Current Experience

Intel corporation

DFT Engineer

May 2024 – Present · 1 yr 11 mos · Bengaluru, Karnataka, India · Hybrid

DFTAutomatic Test Pattern Generation (ATPG)SOCCalibrationDesign for testingDFT tools

L&t technology services limited

Senior DFT Engineer

Nov 2019 – May 2024 · 4 yrs 6 mos · India

Ramic technology

DFT Engineer

Mar 2019 – Nov 2019 · 8 mos · bangalore

Bharat electronics

Graduate Trainee

Feb 2018 – Feb 2019 · 1 yr · bangalore

Education

saptagiri collage of engneering

Engineer’s Degree — EEE

Jan 2013 – Jan 2017

Stackforce found 100+ more professionals with Dft & Design For Testing

Explore similar profiles based on matching skills and experience

RM

Raghavendra M

DFT Engineer

at Sivaltech

Bengaluru, India13 yrs 9 mos exp
DFTJTAG
Ankit Dhama

Ankit Dhama

Sr.Silicon Design Engineer

at AMD

Bengaluru, India4 yrs 7 mos exp
DFT RTLScan Insertion
Murali Krishna Korada

Murali Krishna Korada

IC Design Engineer 3

at Broadcom

Srikakulam, India6 yrs 9 mos exp
ATPGDFTSoC Design
Nithin Rajashekaraa

Nithin Rajashekaraa

Agile Scrum Master

at AiPlex Software Pvt. Ltd.

Bengaluru, India9 yrs 2 mos exp
Agile Methodologies & ScrumCross-functional LeadershipKYC/AML, Payments & Risk SystemsGenerative AI & LLM Workflow Integration
SK

Srinivasu Korada

Digital IC Engineer

at Analog Devices

India3 yrs 3 mos exp
Boundary ScanDFT methodologies
Manikandan Palanisamy

Manikandan Palanisamy

Senior ASIC Engineer

at NVIDIA

Bengaluru, India12 yrs 10 mos exp
DFTRTL Design
Shikha Shrivastava

Shikha Shrivastava

SoC Design Engineer

at Intel Corporation

Hyderabad, India6 yrs 9 mos exp
Automatic Test Pattern Generation (ATPG)Scan Insertion
NIRANJANAIAH MG

NIRANJANAIAH MG

Staff Engineer

at MediaTek

Bengaluru, India7 yrs 3 mos exp
DFTDO-254