Ankit Dhama

Software Engineer

Bengaluru, Karnataka, India4 yrs 7 mos experience

Highly Stable

Key Highlights

Experienced in DFT Timing and RTL design.
Proficient in Scan Insertion and SpyglassDFT tools.
Strong background in silicon design engineering.

Stackforce AI infers this person is a DFT-focused Silicon Design Engineer with expertise in semiconductor design.

Contact

Skills

Core Skills

Dft RtlScan Insertion

Other Skills

OCCSpyglassDFTJoint Test Action Group (JTAG)DFT TimingPrimetimeDFT Signoffverilog hdltclDigital Circuit Design

About

Working as a Sr.Silicon Design Engineer in DFT domain at AMD Bangalore. Working on DFT Timing and DFT RTL in a design team.

Experience

4 yrs 7 mos

Total Experience

3 yrs 5 mos

Average Tenure

1 yr 2 mos

Current Experience

Amd

Sr.Silicon Design Engineer

Feb 2025 – Present · 1 yr 2 mos · Bengaluru, Karnataka, India · On-site

DFT RTLOCC

Intel corporation

3 roles

Sr DFT CAD Engineer

Promoted

Apr 2024 – Jan 2025 · 9 mos · Bengaluru, Karnataka, India · On-site

DFT CAD Engineer

Jul 2021 – Mar 2024 · 2 yrs 8 mos · Bengaluru, Karnataka, India · On-site

Scan InsertionSpyglassDFT

Graduate Technical Intern

Aug 2020 – Jun 2021 · 10 mos · Bengaluru, Karnataka, India · On-site

Airports authority of india

Summer Internship

May 2018 – Jun 2018 · 1 mo · Sardar Vallabhbhai International Airport, Ahmedabad, Gujarat

Education

Nirma University

Master of Technology - MTech — VLSI Design

Jan 2019 – Jan 2021

Nirma University

Bachelor of Technology - BTech — Electronics and communication

Jan 2015 – Jan 2019

Stackforce found 40 more professionals with Dft Rtl & Scan Insertion

Explore similar profiles based on matching skills and experience

Sampat Balawat

Staff DFT Engineer

at MediaTek

Bengaluru, India9 yrs 4 mos exp

DFTStatic Timing Analysis

Sandipan Sharma

Hardware Engineer 3

at Google

Delhi, India6 yrs 8 mos exp

Hardware EngineeringVery-Large-Scale Integration (VLSI)

Srinivasu Korada

Digital IC Engineer

at Analog Devices

India3 yrs 3 mos exp

Boundary ScanDFT methodologies

Pabbu Varshitha

DFT ENGINEER

at MediaTek

Bengaluru, India1 yr 10 mos exp

Automatic Test Pattern Generation (ATPG)Compression

Karthik HS

DFT Engineer

at MediaTek

Bengaluru, India6 yrs 4 mos exp

Automatic Test Pattern Generation (ATPG)Joint Test Action Group (JTAG)

Khushali Dudhagara

Staff DFT engineer

at MediaTek

Bengaluru, India10 yrs 5 mos exp

Amisha P

Silicon Design Engineer 2 at AMD

at AMD

Kozhikode, India3 yrs 7 mos exp

DFTRTL implementationRTL Verification

chandrakanth Siribattina

DFT Engineer

at MediaTek

India3 yrs 5 mos exp

DFT