Karthik HS

Project Manager

Bengaluru, Karnataka, India6 yrs 4 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in VLSI DFT methodologies.
  • Proficient in ATPG and JTAG techniques.
  • Strong background in electronics and communication engineering.
Stackforce AI infers this person is a VLSI DFT Engineer with expertise in semiconductor testing methodologies.

Contact

LinkedIn

Skills

Core Skills

Automatic Test Pattern Generation (atpg)Joint Test Action Group (jtag)

Other Skills

SSNEDTIJTAGOCCScan InsertionScan CompressionVCS simulation

Experience

6 yrs 4 mos
Total Experience
3 yrs 2 mos
Average Tenure
3 yrs 6 mos
Current Experience

Mediatek

DFT Engineer

Oct 2022 – Present · 3 yrs 6 mos · Bengaluru, Karnataka, India

Automatic Test Pattern Generation (ATPG)Joint Test Action Group (JTAG)

Wipro technologies

Project Engineer

Nov 2019 – Sep 2022 · 2 yrs 10 mos · Bengaluru, Karnataka, India

Education

Malnad College of Engineering, HASSAN

Bachelor of Engineering - BE — electronics & communication engineering

Jan 2015 – Jan 2019

Stackforce found 86 more professionals with Automatic Test Pattern Generation (atpg) & Joint Test Action Group (jtag)

Explore similar profiles based on matching skills and experience

Ram Bahakar

Ram Bahakar

Senior Engineer

at MediaTek

Bengaluru, India2 yrs 9 mos exp
DFTStatic Timing Analysis
Sampat Balawat

Sampat Balawat

Staff DFT Engineer

at MediaTek

Bengaluru, India9 yrs 4 mos exp
DFTStatic Timing Analysis
Anmol Singh Rana

Anmol Singh Rana

DFT Engineer

at Tecquire Solutions Pvt Ltd

South Delhi, India4 yrs 1 mo exp
AvionicsCommunication SystemsDesign for TestEmbedded SystemsLeadership
Amisha P

Amisha P

Silicon Design Engineer 2 at AMD

at AMD

Kozhikode, India3 yrs 7 mos exp
DFTRTL implementationRTL Verification
Khushali Dudhagara

Khushali Dudhagara

Staff DFT engineer

at MediaTek

Bengaluru, India10 yrs 5 mos exp
Gnaneshwaran Venugopal

Gnaneshwaran Venugopal

System Software Engineer

at AMD

Bengaluru, India8 yrs 3 mos exp
DebuggingValidationVerificationValidation (V&V)Testing
HP

Hitesh Pradhan

DFT Engineer

at Qualcomm

India10 yrs 5 mos exp
Circuit DesignDFT
Sujay Jain

Sujay Jain

Senior DFT Engineer

at MediaTek

Bengaluru, India3 yrs 7 mos exp
DFTApplication-Specific Integrated Circuits (ASIC)