NEHA GIRI

Software Engineer

Jaipur, Rajasthan, India2 yrs 8 mos experience
Highly Stable

Key Highlights

  • Expert in RTL-to-GDSII flow across advanced technology nodes.
  • Proficient in leading physical design projects.
  • Passionate about semiconductor innovations and continuous learning.
Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in Physical Design and EDA tools.

Contact

Skills

Core Skills

Physical DesignTiming Closure

Other Skills

Place & RouteFloorplanningDesign Rule Checking (DRC)Clock Tree SynthesisSynopsys PrimetimeCaliberGenus & innovus by cadenceFusion CompilerP&RGenusInnovusCheetah 2.0Prime TimeEdenICC2

Experience

2 yrs 8 mos
Total Experience
2 yrs 8 mos
Average Tenure
2 yrs 8 mos
Current Experience

Intel corporation

2 roles

CPU Physical Design Engineer

Aug 2023Present · 2 yrs 8 mos · Bengaluru, Karnataka, India

Place & RouteTiming ClosureFloorplanningDesign Rule Checking (DRC)Clock Tree SynthesisSynopsys Primetime+23

Physical Design Engineer

Sep 2022Jul 2023 · 10 mos · Bengaluru, Karnataka, India

  • Experienced Physical Design Engineer with a strong background in RTL-to-GDSII flow across advanced technology nodes
  • with latest 1.8nm. Proficient in floorplanning, power planning, placement and routing, clock tree synthesis, timing closure,
  • and physical verification (LVS/DRC). Skilled in EDA tools like Cadence Innovus, Synopsys FC, PrimeTime, and Calibre.
  • Passionate about continuous learning and contributing to cutting-edge semiconductor innovations.
InnovusTiming ClosureFloorplanningPower PlanningPlacement and RoutingClock Tree Synthesis+7

Education

Malaviya National Institute of Technology Jaipur

Master of Technology - MTech — Embedded system

Sep 2021Jun 2023

Institute of engineering and rural technology

Bachelor of Technology - BTech — Electronics engineering

Jan 2016Jan 2019

Stackforce found 100+ more professionals with Physical Design & Timing Closure

Explore similar profiles based on matching skills and experience