Abhinava Jeevan Teja Kolli

Software Engineer

Hyderabad, Telangana, India4 yrs 2 mos experience

Key Highlights

  • Proficient in FPGA design and development.
  • Experienced in Java and Spring Framework.
  • Strong background in database management and API testing.
Stackforce AI infers this person is a Software Engineer with expertise in FPGA and application development.

Contact

LinkedIn

Skills

Core Skills

Field-programmable Gate Arrays (fpga)MongodbJava

Other Skills

VivadoSoapUISpring FrameworkVitisPython (Programming Language)TCLBashSystemVerilogApache KafkaSpring MVCSpring BootAPI TestingSalesforce.com AdministrationMATLABC (Programming Language)

About

Passion and diligence are two traits that I believe most reflect me as an individual.

Experience

4 yrs 2 mos
Total Experience
1 yr 4 mos
Average Tenure
1 yr 5 mos
Current Experience

Amd

Software Development Engineer - 1

Dec 2024 – Present · 1 yr 5 mos · Hyderabad, Telangana, India · On-site

Field-Programmable Gate Arrays (FPGA)Vivado

Accenture in india

2 roles

Advanced App Engineering Analyst

Aug 2024 – Dec 2024 · 4 mos · Hyderabad, Telangana, India · Hybrid

MongoDBSoapUI

Advanced App Engineering Associate

Sep 2022 – Aug 2024 · 1 yr 11 mos · Hyderabad, Telangana, India · Hybrid

JavaSpring Framework

Central institute of tool design

Project Intern

Jun 2018 – Dec 2018 · 6 mos · Balanagar, Telangana, India

  • Worked as an Intern in VLSI and Embedded Systems

Education

MLR Institute of Technology

Bachelor's degree — Electronics and Communications Engineering

Jun 2019 – Jul 2022

Government Institute of Electronics

Diploma of Education

Jun 2015 – Jun 2019

Stackforce found 100+ more professionals with Field-programmable Gate Arrays (fpga) & Mongodb

Explore similar profiles based on matching skills and experience

AS

Anant Saxena

RTL Design Intern

at MediaTek

Bengaluru, India8 mos exp
VerilogFPGA
Jayachandra Basi Reddy

Jayachandra Basi Reddy

Senior Embedded Software Engineer

at AMD

India9 yrs 1 mo exp
Mansi Gupta

Mansi Gupta

Senior Engineer

at MediaTek

Bengaluru, India3 yrs 10 mos exp
RTL DesignFPGA Design
Chetan Sarawgi

Chetan Sarawgi

Formal Verification Engineer

at NVIDIA

Sundargarh, India3 yrs 10 mos exp
Rishabh Agarwal

Rishabh Agarwal

Quantitative Researcher

at Graviton Research Capital LLP

Kolkata, India5 yrs 2 mos exp
Ravina Chauhan

Ravina Chauhan

Sr application engineer

at Cadence Design Systems

Dehradun, India4 yrs 8 mos exp
Muhammedshabin S

Muhammedshabin S

Staff Engineer, Design Verification

at MediaTek

Bengaluru, India4 yrs 9 mos exp
Formal VerificationUniversal Verification Methodology (UVM)Cache Coherency
Ankit Kumar

Ankit Kumar

Lead Sr Physical Design Engineer

at Google

Bengaluru, India13 yrs 9 mos exp