Sharathkumar Munnur

Software Engineer

Gulbarga, Karnataka, India8 yrs 2 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in DFT and ATPG methodologies.
  • Proficient in Perl and SystemVerilog automation.
  • Experienced in post-silicon debugging and validation.
Stackforce AI infers this person is a DFT Engineer specializing in semiconductor validation and automation.

Contact

Skills

Core Skills

DftAutomatic Test Pattern Generation (atpg)

Other Skills

Perl AutomationSystemVerilogAssertions

About

I have wrk experience In Rtl validation ,ATPG coverage debug,GLS simulation ,Automation using perl and shell language,post silicon debugs,system verilog SSN insertion , SSN network validation , ICL extraction and validation.

Experience

8 yrs 2 mos
Total Experience
4 yrs 1 mo
Average Tenure
5 yrs
Current Experience

Intel corporation

DFT Engineer

Apr 2021Present · 5 yrs · Hyderabad, Telangana, India

DFTPerl AutomationSystemVerilogAssertionsAutomatic Test Pattern Generation (ATPG)

Deft semiconductors

DFT Engineer

Jan 2018Mar 2021 · 3 yrs 2 mos · Vijayawada, Andhra Pradesh, India

Education

Dayananda Sagar College of Engineering, BANGALORE

Bachelor of Engineering (B.E.)

Jan 2013Jan 2017

Dayananda Sagar College of Engineering, BANGALORE

Jan 2013Jan 2017

Stackforce found 100+ more professionals with Dft & Automatic Test Pattern Generation (atpg)

Explore similar profiles based on matching skills and experience