Nikita Singh

Software Engineer

Karnataka, India10 yrs 10 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Experienced in Physical Design for advanced technology nodes.
  • Proficient in Static Timing Analysis and Place & Route.
  • Expertise in ASIC design and Physical Verification.
Stackforce AI infers this person is a Physical Design Engineer specializing in ASIC development within the semiconductor industry.

Contact

LinkedIn

Skills

Core Skills

Physical DesignApplication-specific Integrated Circuits (asic)

Other Skills

Static Timing AnalysisPlace & RoutePhysical VerificationVLSIRedhawkLayout Versus Schematic (LVS)Floorplanning8nm5nmVclpFormalityPrimetime

Experience

10 yrs 10 mos
Total Experience
5 yrs 5 mos
Average Tenure
8 yrs 1 mo
Current Experience

Samsung india

Physical Design Engineer

Mar 2018 – Present · 8 yrs 1 mo

Physical DesignStatic Timing AnalysisPlace & RouteApplication-Specific Integrated Circuits (ASIC)Physical VerificationVLSI+8

Wipro limited

Physical Design Engineer

Oct 2014 – Jul 2017 · 2 yrs 9 mos · Bangalore

Education

Sathyabama University

Bachelor of Technology (B.Tech.) — Electronics & Telecommunication Engineering

Jan 2010 – Jan 2014

Stackforce found 100+ more professionals with Physical Design & Application-specific Integrated Circuits (asic)

Explore similar profiles based on matching skills and experience

Shivam Mahajan

Shivam Mahajan

STA Engineer

at Intel Corporation

Latur, India4 yrs 7 mos exp
STATiming Closure
Janak Patel

Janak Patel

Design Verification Engineer

at Amazon Web Services (AWS)

Milpitas, United States15 yrs 4 mos exp
Functional VerificationSoC
Pritender Singh

Pritender Singh

Principal Design Engineer

at TSMC

Kanata, Canada17 yrs 4 mos exp
ASICEmbedded SystemsVLSI
Vrinda Garg

Vrinda Garg

Formal verification engineer

at NVIDIA

New Delhi, India4 yrs 2 mos exp
Bhilwan Reddy

Bhilwan Reddy

Senior Staff Engineer

at Qualcomm

Hyderabad, India14 yrs 10 mos exp
VLSIASIC
Nivethitha A

Nivethitha A

Senior Engineer

at Synopsys Inc

Bengaluru, India5 yrs exp
VerilogFloorplanningField-Programmable Gate Arrays (FPGA)
Gutlapalli Swaroopa

Gutlapalli Swaroopa

SOC Design Verification Engineer

at Intel Corporation

India2 yrs 9 mos exp
SystemVerilogUniversal Verification Methodology (UVM)Embedded Systems
Manish Trivedi

Manish Trivedi

Department Manager

at MediaTek

Bengaluru, India19 yrs 8 mos exp
SRAMASIC