Vivek Radhakrishnan — Software Engineer
19+ years experience in IP and ARM based SoC verification. Proficient in developing complex UVM based SystemVerilog environments from scratch. Experience as SoC DV lead for multiple full cycle projects from architecture to tapeout. Specialities: - Developing SoC verification methodologies for cross functional reuse - Seamless integration of ASM/C based ARM flow with UVM environment - Hardware flow accelerators for Ethernet based subsystems - Verification of complex DMA integrated to Ethernet - AMBA protocols - ARM v7 arch, cortex R4/R5 - NAND flash controllers, SPI flash controllers - USB 2.0 hub - HDL - Verilog - HVL - SystemVerilog, NTB, Vera - Tools - VCS, Verdi
Stackforce AI infers this person is a seasoned expert in semiconductor verification with a focus on ARM-based SoC design.
Location: Bengaluru, Karnataka, India
Experience: 21 yrs 9 mos
Career Highlights
- 19+ years in IP and ARM based SoC verification.
- Expert in developing UVM based SystemVerilog environments.
- Led multiple full cycle SoC projects from architecture to tapeout.
Work Experience
Meta
ASIC Engineer DV (2 yrs 6 mos)
Broadcom Limited
Principal Engineer (7 yrs 10 mos)
Engineer Sr Staff - IC Design (4 yrs 10 mos)
Engineer Staff II- IC Design (2 yrs 9 mos)
Centillium Communications
Design Engineer (1 yr 8 mos)
Hexaware Technologies
Design Engineer (2 yrs 2 mos)
Education
Master of Science (M.S.) at Birla Institute of Technology and Science, Pilani
B.E at Bharathiar University