Vrihad Agarwal

Software Engineer

Bengaluru, Karnataka, India6 yrs 8 mos experience
Highly Stable

Key Highlights

  • Senior ASIC Engineer with extensive experience at NVIDIA.
  • Proficient in Computer Architecture and Logic Design.
  • Strong programming skills in C++, Verilog, and Python.
Stackforce AI infers this person is a Semiconductor Engineering Specialist with a focus on ASIC design and verification.

Contact

LinkedIn

Skills

Core Skills

Computer ArchitectureLogic Design

Other Skills

C++PerlTest PlanningDebuggingRTL DesignUniversal Verification Methodology (UVM)Digital ElectronicsResearchProgrammingCVerilogPythonMatlabMicrosoft OfficeMicrosoft Excel

Experience

6 yrs 8 mos
Total Experience
6 yrs 8 mos
Average Tenure
6 yrs 8 mos
Current Experience

Nvidia

3 roles

Senior ASIC Engineer

Jul 2022 – Present · 3 yrs 9 mos

Computer ArchitectureLogic Design

ASIC Engineer

Jul 2019 – Jun 2022 · 2 yrs 11 mos

Computer ArchitectureLogic Design

Internship

May 2018 – Jul 2018 · 2 mos · Bangalore

C++Perl

Education

Indian Institute of Technology, Bombay

B-Tech — Electrical Engineering

Jan 2015 – Jan 2019

Kendriya Vidyalaya

Jan 2005 – Jan 2015

Seventh Day Adventist Higher Secondary School

Jan 2001 – Jan 2005

Stackforce found 100+ more professionals with Computer Architecture & Logic Design

Explore similar profiles based on matching skills and experience

RD

Rajballav Dash

Senior Manager GPU Architecture

at NVIDIA

Santa Clara, United States17 yrs 6 mos exp
UK

Ujjwal Kant

ASIC Emulation Engineer

at Intel Corporation

Austin, United States11 yrs 9 mos exp
Rahul Navhakar

Rahul Navhakar

Senior Engineer

at NVIDIA

Bengaluru, India16 yrs 6 mos exp
ASICAnalog Circuit DesignDigital ElectronicsLow Power DesignVLSI
Poorna Chandar Reddy Vangara

Poorna Chandar Reddy Vangara

Data Lead

at NxtWave

Hyderabad, India9 yrs 10 mos exp
Data EngineeringOnline TutoringHigher Education Teaching
Tanuj Jindal

Tanuj Jindal

Principal Engineer

at Intel Corporation

Bengaluru, India17 yrs 6 mos exp
Physical DesignAutomationStatic Timing Analysis
sathish dadi

sathish dadi

Design Engineer

at Intel Corporation

Bengaluru, India12 yrs 10 mos exp
VLSIRF DesignNetlist generation
Jagadeesh K.

Jagadeesh K.

Product Validation Intern

at Cadence

Eluru, India3 yrs 7 mos exp
Embedded SystemsStatic Timing AnalysisVerilog HDL
MANDEEP SINGH

MANDEEP SINGH

Staff Engineer

at Qualcomm

Bengaluru, India8 yrs 11 mos exp