Jagadeesh K.

Product Manager

Eluru, Andhra Pradesh, India3 yrs 6 mos experience
AI EnabledAI ML Practitioner

Key Highlights

  • Proficient in Verilog HDL for digital circuit design.
  • Experience in product validation and functionality checks.
  • Strong foundation in embedded systems and MATLAB.
Stackforce AI infers this person is a Digital Design Engineer with a focus on Embedded Systems and Circuit Design.

Contact

Skills

Core Skills

Verilog HdlStatic Timing AnalysisEmbedded Systems

Other Skills

Analog CircuitsAnalog SemiconductorsC++CMOSCPU designCircuitCommunicationCompetitive ProgrammingComputer Architecture and organizationContent WritingDigital DesignsElectronic CircuitsEnglishLLM trainingLaTeX

About

about HIM: 🔌Graduate in Electrical Engineering at NIT Rourkela. 🔬 Fascinated by electronic devices, sparking a strong interest in exploring and understanding their inner workings 💡 Seeking to connect with like-minded individuals and expand knowledge in the digital circuits domain 📚 Key Skills: ✨ Verilog HDL Language: Proficient in designing and implementing digital circuits using Verilog HDL ✨ C++ Programming: Skilled in developing algorithms and software solutions ✨ Static Timing Analysis: Proficient in optimizing the timing performance of digital circuits ✨ Digital Electronics: In-depth understanding of digital logic design, combinational and sequential circuits ✨ Embedded Systems: Familiarity with designing and programming microcontrollers for various applications and many more to come......

Experience

Cadence

Product Validation Intern

Nov 2024 – Present · 1 yr 4 mos · Noida, Uttar Pradesh, India · On-site

  • Working on Litmus specific hierarchical, signoff, SDC checks and functionality.
SDC checksfunctionalityVerilog HDLStatic Timing Analysis

Maven silicon

Digitial Design Intern

May 2023 – Jul 2023 · 2 mos · Hybrid

Collegedunia

Freelance Content Writer

Jan 2022 – Mar 2024 · 2 yrs 2 mos

  • Making Student friendly content, Publising on the website.
Content Writing

Code red - nit rourkela

Content team Member

Jan 2022 – Jan 2024 · 2 yrs

Elite techno groups

Electric Vehicles Intern

Aug 2021 – Sep 2021 · 1 mo

  • Modelling Battery Parameters of EV's Ather 450X and Mahindra E2O.(Using MATLAB and Simulink)
MATLABSimulinkEmbedded Systems

Education

National Institute of Technology Rourkela

Bachelor of Technology - BTech — Electrical Engineering

Jan 2020 – Jan 2024

SASI Junior College, Velivennu.

Intermediate[MPC] — Maths and Science

Jan 2018 – Jan 2020

SASI E.M High School

SSC — Maths and Science

Jan 2017 – Jan 2018

Stackforce found 100+ more professionals with Verilog Hdl & Static Timing Analysis

Explore similar profiles based on matching skills and experience