Theja V

Software Engineer

Tirupati Urban, Andhra Pradesh, India6 yrs 1 mo experience
Highly Stable

Key Highlights

  • Expert in Physical Design and VLSI methodologies.
  • Proficient in Static Timing Analysis and Place & Route.
  • Strong background in Floorplanning and Timing Closure.
Stackforce AI infers this person is a Physical Design Engineer specializing in VLSI technology.

Contact

LinkedIn

Skills

Core Skills

Physical DesignVlsi

Other Skills

Place & RouteStatic Timing AnalysisFloorplanningVery-Large-Scale Integration (VLSI)Floor PlansTiming ClosureDesign Rule Checking (DRC)

Experience

6 yrs 1 mo
Total Experience
4 yrs 1 mo
Average Tenure
2 yrs
Current Experience

Mediatek

Physical Design Engineer

Apr 2024 – Present · 2 yrs · India · On-site

Place & RouteStatic Timing AnalysisPhysical DesignVLSI

Whizchip design technologies pvt ltd

Physical Design Engineer

Aug 2019 – Sep 2023 · 4 yrs 1 mo · Tirupati, Andhra Pradesh, India · Remote

Education

Sri Venkateswara University

Jan 2015 – Jan 2019

Stackforce found 100+ more professionals with Physical Design & Vlsi

Explore similar profiles based on matching skills and experience

Pankaj Verma

Pankaj Verma

Design Verification Lead

at Accenture

Bengaluru, India25 yrs 2 mos exp
Functional Verification
Swapnil Vats

Swapnil Vats

Senior Staff Engineer/Manager

at Qualcomm

Noida, India14 yrs 6 mos exp
Sudheendra Bhat

Sudheendra Bhat

Electrical Cadet

at Maersk Line, Limited

Karnataka, India9 yrs 9 mos exp
Ramesh Halli

Ramesh Halli

Senior Department Manager

at MediaTek

Bengaluru, India21 yrs 2 mos exp
Swetha Gunda

Swetha Gunda

Senior Technical Manager

at AMD

Bengaluru, India18 yrs 6 mos exp
VB

Vallabh Bodhane

Manager Layout

at AMD

Hyderabad, India17 yrs 8 mos exp
SP

Sravanthi Pedireddi

Technical Lead

at HCLTech

Bengaluru, India8 yrs 2 mos exp
SoC DesignASIC Design
Manoz T

Manoz T

SoC Design Engineer

at Intel Corporation

Bengaluru, India20 yrs 2 mos exp