Mayur Nirmal

Software Engineer

Bengaluru, Karnataka, India11 yrs 11 mos experience
Highly Stable

Key Highlights

  • Experienced in ASIC design and digital electronics.
  • Proficient in RTL design and Verilog.
  • Strong background in low power audio subsystem development.
Stackforce AI infers this person is a Digital Design Engineer with expertise in ASIC and low power systems.

Contact

LinkedIn

Skills

Core Skills

Digital DesignRtl Design

Other Skills

VerilogMicroarchitectureLogic SynthesisCMicrocontrollersEmbedded SystemsMatlabData StructuresVLSIC++Embedded CMultisimKeilElectronicsCircuit Design

About

Digital Design Engineer @ Intel Technology Pvt Ltd

Experience

11 yrs 11 mos
Total Experience
3 yrs 2 mos
Average Tenure
3 yrs 2 mos
Current Experience

Qualcomm

2 roles

Staff Engineer

Dec 2025 – Present · 4 mos · Bengaluru, Karnataka, India

Lead Engineer, Senior (ASIC Design)

Feb 2023 – Dec 2025 · 2 yrs 10 mos · Bengaluru, Karnataka, India

  • Working on Low Power Audio Subsystem

Intel corporation

2 roles

Digital Design Engineer

Jun 2017 – Feb 2023 · 5 yrs 8 mos · Bengaluru, Karnataka, India

  • Digital Design Engineer at Intel Technology India. Front end design engineer.
VerilogRTL DesignDigital Design

Graduate Technical Intern

Jul 2016 – Jun 2017 · 11 mos · Bengaluru, Karnataka, India

Manipal institute of technology

Graduate Student and Teaching Assistant

Aug 2015 – Jun 2017 · 1 yr 10 mos · Manipal

  • I am pursuing my masters in Digital Electronics and Advanced Communication here at manipal Institute of Technology, Manipal.

Ibm india private limited

Application Developer

Jul 2013 – Oct 2014 · 1 yr 3 mos · Pune

  • I worked in domains such as Software Testing, SAP Testing in financial services domain

Education

Manipal Institute of Technology

Master of Technology (M.Tech.) — Digital Electronics and Advanced Communication

Jan 2015 – Jan 2017

PICT, Pune

Bachelor of Engineering (BE) — Electronics and Telecommunications

Jan 2009 – Jan 2013

Stackforce found 100+ more professionals with Digital Design & Rtl Design

Explore similar profiles based on matching skills and experience

Shashank Chaurasia

Shashank Chaurasia

Director Technical Marketing

at Logic Fruit Technologies

Gurugram, India14 yrs 10 mos exp
FPGATechnical Marketing
Surendra Reddy Peddapalle

Surendra Reddy Peddapalle

Sr software development Engineer

at AMD

Hyderabad, India7 yrs 3 mos exp
Ankur Vaish

Ankur Vaish

Design Verification Manager, Security

at Google

Bengaluru, India16 yrs exp
Design VerificationDevice Driver DevelopmentPCIe Protocol VerificationSystem Level VerificationTeam Leadership
Naman Batra

Naman Batra

Senior Silicon Design Engineer

at AMD

Bangalore Urban, India3 yrs 10 mos exp
System VerilogUniversal Verification Methodology (UVM)
Pradeep Bhat

Pradeep Bhat

Design Engineer

at Arm

Bengaluru, India5 yrs 8 mos exp
MicroarchitectureSystem on a Chip (SoC)DebuggingProgramming
Nitin Gupta

Nitin Gupta

Senior Design Verification Engineer

at Renesas Electronics

United Kingdom12 yrs 5 mos exp
Naveen K.

Naveen K.

Staff Engineer

at MediaTek

Bengaluru, India14 yrs 1 mo exp
Functional VerificationASIC
TB

Thennavan Balu

Senior Staff Engineer

at Infineon Technologies

Chennai, India0 mo exp