Aritra Ghosh

Software Engineer

Bengaluru, Karnataka, India7 yrs 6 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Experienced in ASIC design and synthesis.
  • Proficient in multiple programming languages.
  • Strong background in microelectronics and SoC design.
Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in ASIC and SoC development.

Contact

LinkedIn

Skills

Other Skills

C (Programming Language)Static Timing AnalysisSynopsys PrimetimeShell ScriptingMicrosoft OfficeMicrosoft ExcelMicrosoft PowerPointHTMLJavaMicrosoft WordSQLPython (Programming Language)PerlTcl-TkAwk

Experience

7 yrs 6 mos
Total Experience
3 yrs 9 mos
Average Tenure
4 yrs 2 mos
Current Experience

Qualcomm

2 roles

Senior Engineer

Promoted

Dec 2024 – Present · 1 yr 4 mos

Engineer

Feb 2022 – Dec 2024 · 2 yrs 10 mos

Intel corporation

2 roles

SoC Design Engineer

Sep 2019 – Jan 2022 · 2 yrs 4 mos

System On Chip Development Intern under FCT Team

Sep 2018 – Sep 2019 · 1 yr

Education

Indian Institute of Technology, Madras

Master of Technology - MTech — Microelectronics

Sep 2023 – Present

Maulana Abul Kalam Azad University of Technology, West Bengal formerly WBUT

BTech - Bachelor of Technology — ECE

Jan 2015 – Jan 2019

Stackforce found 100+ more professionals with C (Programming Language) & Static Timing Analysis

Explore similar profiles based on matching skills and experience

SN

Srujana Nandoju

Digital Design Engineer

at Intel Corporation

Hyderabad, India6 yrs 6 mos exp
Physical DesignTiming Closure
R.

Ritika ..

Staff Engineer

at Qualcomm

Delhi, India15 yrs 5 mos exp
Physical DesignTiming Closure
Vadlamudi Sai Krishna

Vadlamudi Sai Krishna

SoC Design Engineer

at Intel Corporation

Bengaluru, India8 yrs 3 mos exp
Physical DesignApplication-Specific Integrated Circuits (ASIC)
Atul Mukkawar

Atul Mukkawar

Lead Engineer

at Qualcomm

India9 yrs 7 mos exp
Very-Large-Scale Integration (VLSI)Application-Specific Integrated Circuits (ASIC)
Deeksha L

Deeksha L

ASIC Physical Design Engineer

at MediaTek

Bengaluru, India7 yrs 5 mos exp
Physical DesignPhysical Verification
LV

Lavanya V

Accumulated Expertise

at Career-Wide Experience

India0 mo exp
CS

Chaithra Shree

Senior Lead Engineer

at Qualcomm

Bengaluru, India9 yrs 6 mos exp
Physical DesignPhysical Verification
Yashwanth Motlapalli

Yashwanth Motlapalli

Physical Design Engineer

at AMD

Hyderabad, India3 yrs 1 mo exp
Physical DesignASIC Design