Pragya .

Product Engineer

Jaipur, Rajasthan, India2 yrs 10 mos experience
Highly Stable

Key Highlights

  • Experienced in ASIC design at Intel Corporation
  • Strong foundation in VLSI design methodologies
  • Proficient in multiple programming languages for hardware design
Stackforce AI infers this person is a VLSI Design Engineer with expertise in ASIC development.

Contact

LinkedIn

Skills

Core Skills

Asic Design

Other Skills

C (Programming Language)VerilogIntel Quartus PrimeCadence Virtuoso Layout EditorSynopsys Design CompilerSynopsys PrimetimePerlTCLTanner EDA

Experience

2 yrs 10 mos
Total Experience
2 yrs 10 mos
Average Tenure
2 yrs 10 mos
Current Experience

Intel corporation

2 roles

Component Design Engineer

Jun 2023 – Present · 2 yrs 10 mos · Bengaluru, Karnataka, India · On-site

  • Working as a Full time Employee in ASIC Design team
C (Programming Language)VerilogIntel Quartus PrimeCadence Virtuoso Layout EditorSynopsys Design CompilerSynopsys Primetime+1

Graduate Technical Intern

Sep 2022 – May 2023 · 8 mos · Bengaluru, Karnataka, India · On-site

  • Worked in ASIC QA team under PDK Department
PerlTCLSynopsys Design Compiler

Education

Vellore Institute of Technology

M.Tech — VLSI Design

Jan 2021 – Jan 2023

Banasthali University

B.Tech — Electronics and Communications Engineering

Jul 2013 – Apr 2017

Stackforce found 51 more professionals with Asic Design

Explore similar profiles based on matching skills and experience

Raghu Reddy

Raghu Reddy

Staff Engineer

at Broadcom

Bengaluru, India13 yrs 9 mos exp
Tejaswini T R

Tejaswini T R

Physical Design Engineer ( On Contract )

at MediaTek

Bengaluru, India1 yr 7 mos exp
Physical DesignStatic Timing AnalysisDigital DesignAnalog Electronics
Chirag Kakani

Chirag Kakani

Senior Verification Engineer

at NVIDIA

Bengaluru, India9 yrs 8 mos exp
VerilogSystemVerilog
Pankaj Jaiswal

Pankaj Jaiswal

Platform Power and Performance Engineer

at Intel Corporation

Bengaluru, India1 yr 8 mos exp
Very-Large-Scale Integration (VLSI)CMOS
Neha Tabassum

Neha Tabassum

ASIC Design and Verification Engineer

at Avalon Holographics

India8 yrs 4 mos exp
Ajeet Kumar

Ajeet Kumar

Staff Engineer

at MediaTek

Bengaluru, India14 yrs 5 mos exp
Static Timing AnalysisLow-power Design
Durbadal C.

Durbadal C.

DFT Engineer

at MediaTek

Bengaluru, India2 yrs 5 mos exp
MBISTBIST
Baranidharan Sivapatham

Baranidharan Sivapatham

Vice President : FPGA

at Barclays

Singapore, Singapore20 yrs 9 mos exp
ASICFPGASRESoCTrading Platforms