S

Sunitha Marri

Product Manager

Bengaluru, Karnataka, India17 yrs 6 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Experienced Verification Lead with expertise in RTL and Functional Verification.
  • Proficient in System Verilog and Open Verification Methodology.
  • Strong background in leading verification projects at Intel.
Stackforce AI infers this person is a Verification Lead in the Semiconductor industry.

Contact

LinkedIn

Skills

Core Skills

Functional VerificationRtl Verification

Other Skills

System VerilogVerilogOpen Verification MethodologyPerlC

Experience

17 yrs 6 mos
Total Experience
4 yrs 4 mos
Average Tenure
7 yrs 5 mos
Current Experience

Intel corporation

Verification Lead

Nov 2018 – Present · 7 yrs 5 mos · Bangalore

System VerilogVerilogFunctional VerificationOpen Verification MethodologyRTL VerificationPerl+1

Synapse techno design innovations private limited

Senior Verification Engineer

Jan 2014 – Nov 2018 · 4 yrs 10 mos · Bangalore

Wipro technologies

Project Engineer

Oct 2010 – Jan 2014 · 3 yrs 3 mos · Bangalore Area, India

Icomm tele limited

Engineer

Oct 2008 – Oct 2010 · 2 yrs · Hyderabad Area, India

Education

Birla Institute of Technology and Science, Pilani

Bachelor's degree — Electrical and Electronics Engineering

Jan 2004 – Jan 2008

Sree Saraswathi vidya mandir, Kadiri

Stackforce found 100+ more professionals with Functional Verification & Rtl Verification

Explore similar profiles based on matching skills and experience

SAKSHAM SONI

SAKSHAM SONI

Senior Member of Technical Staff

at AMD

Bengaluru, India13 yrs 1 mo exp
System on a Chip (SoC)Verification
Rakesh Kumar

Rakesh Kumar

Scientist/Engineer - SE

at ISRO - Indian Space Research Organization

Ahmedabad, India12 yrs 7 mos exp
Data AnalysisPayload TestingSystems Design
SG

Swetha G.

Verification Engineer - IP

at NVIDIA

Bengaluru, India11 yrs 4 mos exp
SystemVerilogUniversal Verification Methodology (UVM)RTL design verilog
Rahul Jain

Rahul Jain

FPGA Engineer

at HFT

Gurugram, India15 yrs 4 mos exp
Field-Programmable Gate Arrays (FPGA)Verilog
Vishal Bhartiya

Vishal Bhartiya

Lead Design Verification Engineer

at STMicroelectronics

Bengaluru, India6 yrs 8 mos exp
Design VerificationEmbedded SystemsSpeech Enhancement
Sardar Harpreeth Singh

Sardar Harpreeth Singh

Physical Design Engineer

at Intel Corporation

Bangalore Urban, India9 yrs exp
Physical DesignStatic Timing Analysis
jamshed alam

jamshed alam

Staff Engineer

at SAMSUNG R&D INSTITUTE INDIA - BANGALORE PRIVATE LIMITED

India14 yrs 3 mos exp
UVMPCIeI2C
Vrihad Agarwal

Vrihad Agarwal

Senior ASIC Engineer

at NVIDIA

Bengaluru, India6 yrs 8 mos exp
Computer ArchitectureLogic Design