Naresh Babu Miriyala

Software Engineer

Hyderabad, Telangana, India13 yrs 1 mo experience
Highly Stable

Key Highlights

  • Senior member of technical staff at AMD
  • Expertise in VLSI and RTL Design
  • Strong background in SoC and ASIC development
Stackforce AI infers this person is a VLSI design expert with a focus on ASIC and SoC development.

Contact

LinkedIn

Skills

Core Skills

VlsiRtl DesignRtl IntegrationCdc

Other Skills

CVerilogcdc toolleda toolVHDLSoCASICModelSimPerlLINT

Experience

13 yrs 1 mo
Total Experience
13 yrs 1 mo
Average Tenure
13 yrs 1 mo
Current Experience

Amd

6 roles

Senior Member of Technical Staff

Promoted

Jul 2023 – Present · 2 yrs 10 mos · Hyderabad, Telangana, India

VLSICVerilogcdc toolleda toolRTL integration+6

Member of Technical Staff

Jul 2021 – Jun 2023 · 1 yr 11 mos · Hyderabad, Telangana, India

Senior Design Engineer

Promoted

Jul 2017 – May 2021 · 3 yrs 10 mos · Hyderabad Area, India

Design Engineer 2

Feb 2015 – Jun 2017 · 2 yrs 4 mos · Hyderabad Area, India

  • RTL Integration, CDC,LINT etc
RTL IntegrationCDCLINT

Design Engineer 1

Sep 2013 – Feb 2015 · 1 yr 5 mos · Hyderabad Area, India

  • CDC and LINT
CDCLINT

CO-OP ENGINEER

Nov 2012 – Aug 2013 · 9 mos · Hyderabad Area, India

Education

Osmania University

Master of Engineering (M.Eng.) — EMBEDDED SYSTEMS AND VLSI DESIGN

Jan 2011 – Jan 2013

p.r.r.m college of engineering

Bachelor of Technology (B.Tech.) — Electronic and Communications Engineering Technology

Jan 2006 – Jan 2010

vikas junior college

intermediate — maths physics chemistry

Jan 2004 – Jan 2006

z.p.h.s telkapally

ssc — SSC

Jan 2003 – Jan 2004

Stackforce found 100+ more professionals with Vlsi & Rtl Design

Explore similar profiles based on matching skills and experience

Vishal Jain

Vishal Jain

Senior Principal Engineer

at NXP Semiconductors

Noida, India26 yrs 6 mos exp
LeadershipVerificationManagementVerification ManagementArchitecture Analysis
Ashish Kumar

Ashish Kumar

Deputy Director

at MediaTek

Bengaluru, India24 yrs 11 mos exp
Udit Kumar

Udit Kumar

Sr. Manager Silicon Design

at AMD

Noida, India21 yrs 8 mos exp
ASICFunctional Verification
Rahul goud

Rahul goud

Member of Technical Staff

at Soctronics

Hyderabad, India9 yrs 11 mos exp
Universal Verification Methodology (UVM)
AS

abhinav srivastava

Gpu design engineer

at Intel Corporation

Folsom, United States19 yrs 5 mos exp
Ullattil Shiju

Ullattil Shiju

Department Manager, WCT DV2 Team

at MediaTek

Bengaluru, India23 yrs 3 mos exp
Functional VerificationSoC
Rahul Jain

Rahul Jain

FPGA Engineer

at HFT

Gurugram, India15 yrs 5 mos exp
Field-Programmable Gate Arrays (FPGA)Verilog
AM

Amit Mishra

Principal Engineer

at Intel Corporation

Bengaluru, India14 yrs 8 mos exp