Suresh Ethirajulu

Director of Engineering

Hyderabad, Telangana, India21 yrs 5 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Over a decade of experience in Silicon Design Engineering.
  • Expert in Functional Verification and ASIC methodologies.
  • Proven leadership in managing engineering teams at top tech companies.
Stackforce AI infers this person is a Silicon Design Engineering expert with a focus on ASIC and FPGA technologies.

Contact

LinkedIn

Skills

Core Skills

AssertionsMethodologyDv

Other Skills

Object-Oriented Programming (OOP)ASICFunctional VerificationSoCEmbedded SystemsSystemVerilogVLSIRTL designStatic Timing AnalysisVerilogTiming ClosureICAMBA AHBPCIeEDA

Experience

21 yrs 5 mos
Total Experience
3 yrs 6 mos
Average Tenure
4 yrs 2 mos
Current Experience

Amd

Senior Manager Silicon Design Engineering

Feb 2022 – Present · 4 yrs 2 mos · Hyderabad, Telangana, India

AssertionsMethodologyObject-Oriented Programming (OOP)

Xilinx

Senior Engineering Manager

Feb 2011 – Feb 2022 · 11 yrs · Hyderabad, Telangana, India

AssertionsDV

Infineon technologies

Senior Engineer

Jun 2010 – Jan 2011 · 7 mos · Singapore, Singapore

AssertionsDV

St ericsson pte ltd

Senior Verification Engineer

Aug 2009 – May 2010 · 9 mos

AssertionsDV

Gda technologies-l&t infotech

Verification Engineer

Jul 2006 – Aug 2009 · 3 yrs 1 mo · Chennai Area, India

DV

Alliance semiconductor

Design Engineer

Aug 2004 – Jun 2006 · 1 yr 10 mos

Education

BITS Pilani, Hyderabad Campus

Master of Engineering (MEng) — Embedded Systems

Jan 2011 – Jan 2013

Anna University Chennai

Bachelors — Electrionics &Communication

Jan 1999 – Jan 2003

Stackforce found 100+ more professionals with Assertions & Methodology

Explore similar profiles based on matching skills and experience

Tej Kola

Tej Kola

Senior Design Verification Engineer 2

at AMD

Bengaluru, India4 yrs 8 mos exp
SystemVerilogUniversal Verification Methodology (UVM)RTL DesignSilicon Validation
VC

VARSHA C R

DFT Design Engineer

at Intel Corporation

Chennai, India1 yr 9 mos exp
VerilogSystemVerilog
NK

Neel kamal

Senior Lead (SOC Team)

at Qualcomm

West Godavari, India7 yrs 7 mos exp
Digital IC DesignSystem on a Chip (SoC)
Nishant Singh

Nishant Singh

Digital Verification Engineer G2

at NXP Semiconductors

Jaunpur, India9 yrs 11 mos exp
ManagementPlacement ServicesProgram Coordination
Hardik Sakhareliya

Hardik Sakhareliya

Associate Staff Engineer

at Samsung Semiconductor

Bangalore Urban, India6 yrs 1 mo exp
Ankit Singh

Ankit Singh

Verification Engineer

at Scaledge Technology

Gorakhpur, India3 yrs 8 mos exp
PCIeSystemVerilog
Ankit Garg

Ankit Garg

Senior ASIC Design Engineer

at Amazon

Bengaluru, India11 yrs 6 mos exp
Chip leadLeadershipRTL designVerification and Validation (V&V)
Sachin Kotian

Sachin Kotian

Member of Technical Staff

at AMD

Bengaluru, India9 yrs 8 mos exp
Formal VerificationFunctional VerificationTest Bench DevelopmentDeadlock VerificationValidation