Vikas Chauhan

Software Engineer

Greater Delhi Area, India3 yrs 8 mos experience

Highly Stable

Key Highlights

Senior Silicon Design Engineer with extensive ASIC experience.
Proficient in VLSI design and verification tools.
Strong foundation in digital and analog circuit design.

Stackforce AI infers this person is a Semiconductor Design Engineer specializing in VLSI and ASIC technologies.

Contact

Skills

Other Skills

VerdiDigital DesignsStatic Timing AnalysisSemiconductor DeviceApplication-Specific Integrated Circuits (ASIC)Digital IC DesignVery-Large-Scale Integration (VLSI)VerilogDigital ElectronicsAnalog Circuit DesignCadence VirtuosoXilinx ISELow power IC DesignMOSFETCadence innovus

Experience

3 yrs 8 mos

Total Experience

3 yrs 8 mos

Average Tenure

3 yrs 8 mos

Current Experience

Amd

3 roles

Senior Silicon Design Engineer

Promoted

Dec 2025 – Present · 4 mos

Silicon Design Engineer 2

Jul 2023 – Present · 2 yrs 9 mos

Intern

Aug 2022 – Present · 3 yrs 8 mos

Verdi

Superworks engineering

Summer Internship

Jun 2020 – Jul 2020 · 1 mo · Ghaziabad, Uttar Pradesh, India

Education

Vellore Institute of Technology

Master of Technology - MTech — VLSI

Jan 2021 – Jan 2023

Inderprastha Engineering College

Bachelor of Technology - BTech

Jan 2017 – Jan 2021

Maharaja Agrasen Public School - India

Intermediate

Jan 2017 – Present

Shivam Public School, Khurja U.P.

High School

Jan 2015 – Present

Stackforce found 100+ more professionals with Verdi & Digital Designs

Explore similar profiles based on matching skills and experience

Bharath kumar Dannana

Verification Engineer

at MediaTek

Vijayawada, India3 yrs 4 mos exp

Functional VerificationSystemVerilogRTL Design

Pravin Bagul

Senior Staff Engineer

at Synopsys Inc

Pune, India8 yrs 6 mos exp

ASIC DesignRTL DesignCDCLint

Gutlapalli Swaroopa

SOC Design Verification Engineer

at Intel Corporation

India2 yrs 9 mos exp

SystemVerilogUniversal Verification Methodology (UVM)Embedded Systems

Sai Teja Ch

Senior Engineer (Level 2) - Emulation

at eInfochips (An Arrow Company)

Hyderabad, India8 yrs 11 mos exp

EmulationPre silicon validation

Ujjwal Kant

ASIC Emulation Engineer

at Intel Corporation

Austin, United States11 yrs 9 mos exp

Enibera Abhilash Benjimen

Digital Design Engineer

at Intel Corporation

Bengaluru, India11 yrs 2 mos exp

Physical DesignDigital IC Design

Shriyash G.

Senior Verification Engineer

at NVIDIA

Bengaluru, India7 yrs 7 mos exp

Functional Verification

Haripriya K R

ASIC Engineer

at NVIDIA

Ananthapuramu, India5 yrs 7 mos exp

Application-Specific Integrated Circuits (ASIC)Very-Large-Scale Integration (VLSI)Low Power ChecksLayout Verification