Aditya Sai Kamal Goruganthu

Software Engineer

Delhi, India2 yrs 4 mos experience
Highly Stable

Key Highlights

  • Expert in Formal Verification and RTL Design.
  • Strong foundation in VLSI and CAD tools.
  • Proficient in SystemVerilog and Jasper Gold.
Stackforce AI infers this person is a VLSI and Formal Verification specialist in the semiconductor industry.

Contact

Skills

Core Skills

Formal VerificationSystemverilogRtl DesignVlsi

Other Skills

Jasper GoldVery-Large-Scale Integration (VLSI)FloorplanningComputer-Aided Design (CAD)Physical DesignStatic Timing AnalysisFunctional VerificationLTSpiceSkywaterCadence VirtuosoASBAMBA AHBAPBAMBAXilinx

Experience

2 yrs 4 mos
Total Experience
2 yrs 4 mos
Average Tenure
2 yrs 4 mos
Current Experience

Intel corporation

Formal Verification Engineer

Jan 2024Present · 2 yrs 4 mos · Bengaluru, Karnataka, India · On-site

Jasper GoldSystemVerilogFormal Verification

Maven silicon

RTL Design and Verification Intern

Jun 2022Jul 2022 · 1 mo

Very-Large-Scale Integration (VLSI)RTL DesignVLSI

Education

Indian Institute of Technology, Delhi

Master of Technology - MTech — VLSI

Jan 2021Present

Jawaharlal Nehru University

Bachelor of Technology - BTech

Jan 2018Present

Stackforce found 100+ more professionals with Formal Verification & Systemverilog

Explore similar profiles based on matching skills and experience