BHUVANA SAI CHANDU KOTA

Software Engineer

Krishna, Andhra Pradesh, India8 yrs 2 mos experience

Most Likely To SwitchHighly Stable

Key Highlights

Proficient in Physical Design and Static Timing Analysis.
Strong background in TCL scripting and leadership.
Experienced in the semiconductors industry.

Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in Physical Design and Timing Analysis.

Contact

Skills

Core Skills

Physical DesignStatic Timing Analysis

Other Skills

TCLApplication EngineeringsynthesisLeadershipCMicrosoft WordPerlprime time

About

Experienced Engineer with a demonstrated history of working in the semiconductors industry. Skilled in TCL scripting and Leadership. Strong engineering professional with a Bachelor's degree focused in Electrical, Electronics and Communications Engineering from SRI VASAVI INSTITUTION OF ENGINEERING AND TECHNOLOGY.

Experience

8 yrs 2 mos

Total Experience

2 yrs 8 mos

Average Tenure

3 yrs 11 mos

Current Experience

Amd

2 roles

Member of Technical Staff

Jul 2024 – Present · 1 yr 9 mos · Hyderabad, Telangana, India

Senior silicon design engineer

Apr 2022 – Jun 2024 · 2 yrs 2 mos · Hyderabad, Telangana, India

Leadsoc technologies pvt ltd

2 roles

Senior Design Engineer

Promoted

Apr 2021 – Mar 2022 · 11 mos · Bengaluru, Karnataka, India

Physical DesignStatic Timing Analysis

Design Engineer

Apr 2018 – Mar 2021 · 2 yrs 11 mos · Bengaluru, Karnataka, India

Physical DesignStatic Timing Analysis

Star vlsi training institute

Trainee engineer

Oct 2017 – Mar 2018 · 5 mos · Bengaluru, Karnataka, India

Completed the 6months training at STAR VLSI services private limited

Static Timing AnalysisTCL

Stackforce found 100+ more professionals with Physical Design & Static Timing Analysis

Explore similar profiles based on matching skills and experience

Avilash Mohanty

Senior Physical Design Engineer

at NVIDIA

Delhi, India8 yrs 9 mos exp

SRUTHY S

Engineer

at MediaTek

Palakkad, India8 yrs 9 mos exp

Embedded SystemsVery-Large-Scale Integration (VLSI)

Arun Koithyar

Digital Design Manager

at Texas Instruments

Bengaluru, India25 yrs 2 mos exp

Raja Mondal

Lead Engineer

at Cadence

Bangalore Urban, India8 yrs 2 mos exp

arun cs

Senior Department Manager

at MediaTek

Bengaluru, India21 yrs 1 mo exp

CharacterizationASIC

Shubhankar Das

Lead Engineer

at Qualcomm

Faridabad, India10 yrs 1 mo exp

Nikhil Singh

Silicon Design Engineer 2

at AMD

Itarsi, India3 yrs 8 mos exp

SystemVerilogUniversal Verification Methodology (UVM)

Shobha Rani

Principal Member of Technical Staff

at AMD

Bengaluru, India23 yrs exp