Shobha Rani

Product Engineer

Bengaluru, Karnataka, India23 yrs experience
Highly Stable

Key Highlights

  • 20 years of experience in Physical Design.
  • Expert in Floorplanning and Timing Optimization.
  • Led multiple projects for Mobile Communication SoCs.
Stackforce AI infers this person is a Physical Design Expert in the Semiconductor industry.

Contact

LinkedIn

Skills

Other Skills

Static Timing AnalysisPhysical DesignSoCFloorplanningPhysical VerificationTimingPlace & RouteASICVLSI

About

20 years of Experience in Physical Design. Specialties: Floorplanning, Placement, CTS, Routing, Timing Optimization, STA, IR Drop Analysis Currently owning the Full Chip Floorplanning for the 28, 20 and 14nm Mobile Communication SoC's.

Experience

23 yrs
Total Experience
3 yrs
Average Tenure
1 yr 10 mos
Current Experience

Amd

Principal Member of Technical Staff

Jun 2024 – Present · 1 yr 10 mos · India · On-site

Synopsys inc

Sr. Mgr

Jan 2023 – Jun 2024 · 1 yr 5 mos · Bengaluru, Karnataka, India · On-site

Qualcomm

Senior Staff Engineer

Sep 2019 – Jan 2023 · 3 yrs 4 mos · Bangalore

Intel corporation

Structural Design Engineer

Jan 2015 – Sep 2019 · 4 yrs 8 mos · ORR Bangalore

Qualcomm

Staff Engineer

Aug 2012 – Dec 2014 · 2 yrs 4 mos · Bangalore

  • Leading the Top Level Floorplanning activity of the 20nm Mobile communication Chips.

St-ericsson

Technical Lead

Aug 2011 – Jul 2012 · 11 mos · Bangalore

  • Working on Top Level Floorplanning and IO ring implementation on 28nm mobile application chipsets.

Ibm

Senior Staff R&D Engineer

Sep 2010 – Aug 2011 · 11 mos

  • Currently working with IBM processor development group.
  • Involved in the physical design implementation of the processor units (22nm technology)

Nxp semiconductors

3 roles

Tech Lead

Jul 2004 – Aug 2010 · 6 yrs 1 mo

Techincal Lead

Jan 2003 – Jan 2009 · 6 yrs

Design Engineer

Jan 2003 – Jan 2006 · 3 yrs

Philips

Design Engineer

Jan 2004 – Jan 2006 · 2 yrs

Education

Manipal Academy of Higher Education

M.S — VLSI

Jan 2002 – Jan 2003

Kuvempu Vishwavidyanilaya

Bachelor of Engineering (B.E.) — Electronics and Communications engineering

Jan 1997 – Jan 2000

Kuvempu Vishwavidyanilaya

B.E — Electronics and Communications Engineering

Jan 1996 – Jan 2000

Stackforce found 100+ more professionals with Static Timing Analysis & Physical Design

Explore similar profiles based on matching skills and experience

Arun Koithyar

Arun Koithyar

Digital Design Manager

at Texas Instruments

Bengaluru, India25 yrs 2 mos exp
Shubhankar Das

Shubhankar Das

Lead Engineer

at Qualcomm

Faridabad, India10 yrs 1 mo exp
Swetha Gunda

Swetha Gunda

Senior Technical Manager

at AMD

Bengaluru, India18 yrs 6 mos exp
SP

Sravanthi Pedireddi

Technical Lead

at HCLTech

Bengaluru, India8 yrs 2 mos exp
SoC DesignASIC Design
KD

Kapil Raj Dangeti

Senior Design Engineer

at AMD

India19 yrs 1 mo exp
ASICVLSI
Pradeep Mishra

Pradeep Mishra

Engineering Director

at Intel Corporation

Bengaluru, India29 yrs 11 mos exp
VLSIMixed Signal
Manoz T

Manoz T

SoC Design Engineer

at Intel Corporation

Bengaluru, India20 yrs 2 mos exp
vikas agrawal

vikas agrawal

Asic Engineer Emulation

at Meta

Bengaluru, India19 yrs 4 mos exp
ASICFunctional Verification