Mradul Gupta

Software Engineer

Noida, Uttar Pradesh, India13 yrs 3 mos experience

Most Likely To SwitchHighly Stable

Key Highlights

Expert in Physical Design and Static Timing Analysis.
Extensive experience in EDA tools and methodologies.
Strong background in semiconductor and IC design.

Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in EDA tools and physical design methodologies.

Contact

Skills

Core Skills

Physical DesignStatic Timing Analysis

Other Skills

Encounter Power SystemEncounter Digital ImplementationEDAFloorplanningLinuxUnixTCLVerilogDebuggingClock Tree SynthesisFirst EncounterPlace & RouteElectronicsTiming ClosureSemiconductors

Experience

13 yrs 3 mos

Total Experience

3 yrs 3 mos

Average Tenure

6 yrs 2 mos

Current Experience

Qualcomm

4 roles

Sr. Staff Engineer/Manager

Promoted

Dec 2024 – Present · 1 yr 4 mos

Encounter Power SystemEncounter Digital ImplementationStatic Timing AnalysisEDAFloorplanningLinux+12

Staff Engineer/Manager

Mar 2024 – Dec 2024 · 9 mos

Staff Engineer

Dec 2021 – Feb 2024 · 2 yrs 2 mos

Senior Lead Engineer

Dec 2019 – Nov 2021 · 1 yr 11 mos

Stmicroelectronics

2 roles

Staff Engineer

Aug 2019 – Dec 2019 · 4 mos

Technical Lead

Jun 2017 – Jul 2019 · 2 yrs 1 mo

Aricent

Senior Engineer

Sep 2016 – May 2017 · 8 mos · Bengaluru Area, India

Cadence design systems

Application Engineer

Sep 2012 – Sep 2016 · 4 yrs · Noida

Education

Maharana Pratap Engineering College, Kanpur

Bachelor's degree — Electronics and Communications Engineering

Jan 2008 – Jan 2012

B.N.S.D. Shiksha Niketan Inter College,Kanpur

Class 12th — PCM

Jan 2000 – Jan 2007

Stackforce found 100+ more professionals with Physical Design & Static Timing Analysis

Explore similar profiles based on matching skills and experience

Avilash Mohanty

Senior Physical Design Engineer

at NVIDIA

Delhi, India8 yrs 9 mos exp

SRUTHY S

Engineer

at MediaTek

Palakkad, India8 yrs 9 mos exp

Embedded SystemsVery-Large-Scale Integration (VLSI)

Arun Koithyar

Digital Design Manager

at Texas Instruments

Bengaluru, India25 yrs 2 mos exp

Raja Mondal

Lead Engineer

at Cadence

Bangalore Urban, India8 yrs 2 mos exp

arun cs

Senior Department Manager

at MediaTek

Bengaluru, India21 yrs 1 mo exp

CharacterizationASIC

Shubhankar Das

Lead Engineer

at Qualcomm

Faridabad, India10 yrs 1 mo exp

Nikhil Singh

Silicon Design Engineer 2

at AMD

Itarsi, India3 yrs 8 mos exp

SystemVerilogUniversal Verification Methodology (UVM)

Shobha Rani

Principal Member of Technical Staff

at AMD

Bengaluru, India23 yrs exp