Manas Pange

Software Engineer

Sunnyvale, California, United States2 yrs 9 mos experience

Key Highlights

  • Designed ASIC for advanced neural network applications.
  • Developed firmware for electric vehicle charging systems.
  • Expert in RTL design and high-level synthesis.
Stackforce AI infers this person is a Semiconductor and Electric Vehicle technology specialist with strong ASIC design and embedded systems expertise.

Contact

LinkedIn

Skills

Core Skills

Design VerificationRtl DesignHigh Level SynthesisEmbedded SoftwareFirmware

Other Skills

VerilogCadence StratusPhysical DesignComputer ArchitecturePrinted Circuit Board (PCB) DesignInternet of Things (IoT)Python (Programming Language)Image ProcessingRoboticsArduinoC (Programming Language)8051 MicrocontrollerEmbedded Systems

Experience

2 yrs 9 mos
Total Experience
10 mos
Average Tenure
9 mos
Current Experience

Meta

ASIC Engineer

Jul 2025 – Present · 9 mos · Sunnyvale, California, United States · On-site

Design VerificationVerilogHigh Level SynthesisCadence StratusPhysical DesignFirmware+12

Stanford university

ASIC Design Intern - ML

May 2024 – Aug 2024 · 3 mos · United States · On-site

  • Designed an ASIC for a Convolutional Neural Network model using 'Cadence Stratus' and SystemC
  • Contributed to floorplanning for Physical Design on 28nm technology node, ensuring DRC and LVS compliance
  • Achieved a 5.5x speedup through design space exploration within 1 mm^2 area constraints
RTL DesignHigh Level SynthesisVerilogPhysical DesignDesign Verification

Researchwire knowledge solutions pvt. ltd.

Patent Analyst

Jul 2022 – Jul 2023 · 1 yr

Ayka control systems

Associate System Engineer

May 2021 – Jun 2022 · 1 yr 1 mo · Mumbai, Maharashtra, India · On-site

  • Developed firmware for Type 2 EV charger protocol using C++ on AVR microcontrollers
  • Contributed to PCB design of Level-2 EV charger for 7.2kW configuration
  • Demonstrated efficient charging of Tata Nexon EV with 7.5 hours of charging time
Printed Circuit Board (PCB) DesignInternet of Things (IoT)Embedded SoftwareEmbedded SystemsFirmware

Hack club

Hack Club Lead

Dec 2020 – Aug 2021 · 8 mos

Eesa kjsce

Technical Head

Aug 2020 – Aug 2021 · 1 yr

Education

Columbia University

Master of Science - MS — Electrical Engineering

Aug 2023 – Dec 2024

KJ Somaiya College of Engineering, Vidyavihar

Bachelor's degree — Electrical and Electronics Engineering

Jan 2019 – Jan 2022

Veermata Jijabai Technological Institute (VJTI)

Diploma — Electronics Engineering

Jan 2016 – Jan 2019

Stackforce found 100+ more professionals with Design Verification & Rtl Design

Explore similar profiles based on matching skills and experience

Abhishree Shaw

Abhishree Shaw

SOC DV Engineer

at Apple

United States3 yrs exp
Spintronics
TJ

Tom J.

Operations Lead

at Android Club VITC

Surat, India1 yr 6 mos exp
Akshay Jain

Akshay Jain

Sr. System Design Engineer

at AMD

Hyderabad, India7 yrs exp
Machine LearningDeep Learning
Mahesh Arumugam

Mahesh Arumugam

Lead

at Intel Corporation

Bengaluru, India19 yrs exp
VLSIFunctional Verification
Raffiq S.

Raffiq S.

Staff Engineer

at Samsung Semiconductor

Bengaluru, India6 yrs 9 mos exp
Universal Verification Methodology (UVM)SystemVerilog
Karthik Ramaswamy

Karthik Ramaswamy

Senior Engineering Manager

at Google

Bengaluru, India23 yrs 8 mos exp
Hardware ArchitectureSoC
Allola Nikhil Reddy

Allola Nikhil Reddy

FPGA Consultant

at Redxp Engineering

Hyderabad, India6 yrs 5 mos exp
DSP Algorithm DesignFPGA Design
Rajat Sarkari

Rajat Sarkari

Senior Software Development Engineer

at AMD

Noida, India7 yrs 3 mos exp
Field-Programmable Gate Arrays (FPGA)Machine LearningSystemVerilogVerilog