Rajat Sarkari

Senior Software Engineer

Noida, Uttar Pradesh, India7 yrs 3 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in FPGA and Machine Learning technologies.
  • Strong background in Verilog and SystemVerilog.
  • Proven track record in dynamic software development environments.
Stackforce AI infers this person is a Software Engineer specializing in FPGA and Machine Learning in the semiconductor industry.

Contact

rajatsarkari777@gmail.comLinkedIn

Skills

Core Skills

Field-programmable Gate Arrays (fpga)Machine LearningSystemverilogVerilog

Other Skills

Convolutional Neural Networks (CNN)TensorFlowDeep Neural Networks (DNN)Artificial Intelligence (AI)High Level SynthesisOpenCLDigital ElectronicsSoftware DevelopmentDebuggingCC++VHDLBashLinuxEmbedded Systems

About

Forward-thinking Software Engineer with background working productively in dynamic environments. Fluent in HLS, Verilog and ML programming using frameworks like TensorFlow, PyTorch etc. used to develop software within AMD. Proud team player focused on achieving project objectives with speed and accuracy.

Experience

7 yrs 3 mos
Total Experience
2 yrs 5 mos
Average Tenure
3 yrs 10 mos
Current Experience

Amd

4 roles

Senior Software Development Engineer

Promoted

Jun 2022 – Present · 3 yrs 10 mos · India

Field-Programmable Gate Arrays (FPGA)Machine Learning

Software Engineer II

Jun 2020 – Dec 2021 · 1 yr 6 mos

Field-Programmable Gate Arrays (FPGA)Verilog

Software Engineer I

Jan 2019 – Jun 2020 · 1 yr 5 mos

Field-Programmable Gate Arrays (FPGA)Verilog

Software Engineer

Jun 2018 – Jan 2019 · 7 mos

Field-Programmable Gate Arrays (FPGA)Verilog

Cadence design systems

Lead Software Engineer

Dec 2021 – Jun 2022 · 6 mos · Noida, Uttar Pradesh, India

SystemVerilogVerilog

Education

Maharaja Agrasen Institute Of Technology, Delhi

Bachelor’s Degree

Jan 2015 – Jan 2018

Ambedkar DSEU Shakarpur Campus-I

Diploma — Digital Electronics

Jan 2012 – Jan 2015

St. Joseph's Inter College

High School

Jan 2004 – Jan 2010

Stackforce found 100+ more professionals with Field-programmable Gate Arrays (fpga) & Machine Learning

Explore similar profiles based on matching skills and experience

Muhammedshabin S

Muhammedshabin S

Staff Engineer, Design Verification

at MediaTek

Bengaluru, India4 yrs 8 mos exp
Formal VerificationUniversal Verification Methodology (UVM)Cache Coherency
Krishna Murthy

Krishna Murthy

Senior Engineer

at MediaTek

Bengaluru, India5 yrs exp
ASICRTL Verification
Mukul Tanwar

Mukul Tanwar

DFT Engineer

at Tecquire Solutions Pvt Ltd

Delhi, India5 yrs 2 mos exp
Digital ElectronicsVery-Large-Scale Integration (VLSI)
Vimal M

Vimal M

ASIC Verification engineer

at MediaTek

Bengaluru, India4 yrs 7 mos exp
ASIC VerificationSystem on a Chip (SoC)
Sai Charan Reddy

Sai Charan Reddy

Senior Lead Engineer

at Logic Fruit Technologies

Chittoor, India5 yrs 9 mos exp
RTL DevelopmentPCIeStatic Timing AnalysisVHDL
Anjali Ekkattiri

Anjali Ekkattiri

Senior Design Verification Engineer

at MediaTek

Bengaluru, India6 yrs 10 mos exp
Universal Verification Methodology (UVM)Application-Specific Integrated Circuits (ASIC)
Prateek Reddy Batapati S

Prateek Reddy Batapati S

Senior Engineer

at MediaTek

Bengaluru, India3 yrs 9 mos exp
Very-Large-Scale Integration (VLSI)VLSI Design
Chaitanya Ghodake

Chaitanya Ghodake

FPGA Design Engineer

at Celerix Technologies

Bengaluru, India0 mo exp
FPGARTL Design