Aju Narayanan

Software Engineer

Thiruvananthapuram, Kerala, India4 yrs 2 mos experience
Most Likely To Switch

Key Highlights

  • Expertise in design verification with UVM and SystemVerilog.
  • Strong academic foundation with a Master's in Embedded Systems.
  • Proven track record in image quality tuning for camera systems.
Stackforce AI infers this person is a Design Verification Engineer with expertise in image processing and embedded systems.

Contact

LinkedIn

Skills

Core Skills

Universal Verification Methodology (uvm)SystemverilogRtl Design

Other Skills

Problem SolvingRTL CodingVerilogPCIeFront-End DesignLogic DesignImage ProcessingCommunicationPublic SpeakingManagementTeam CoordinationTeaching

About

MediaTek leverages my expertise in design verification with UVM and SystemVerilog. With a Master of Engineering in Embedded Systems from BITS Pilani, I bring a strong academic foundation to my work. Motivated by innovation, I focus on ensuring robust verification processes and efficient designs that empower technology teams to deliver high-quality solutions.

Experience

4 yrs 2 mos
Total Experience
2 yrs 1 mo
Average Tenure
2 yrs 10 mos
Current Experience

Mediatek

2 roles

Senior Design Verification Engineer

Promoted

Jul 2023 – Present · 2 yrs 10 mos · Bengaluru, Karnataka, India

Universal Verification Methodology (UVM)SystemVerilog

Design Verification Engineer

Jan 2023 – Jul 2023 · 6 mos · Bengaluru, Karnataka, India

Problem SolvingRTL Design

Vvdn technologies

Software Engineer

Jun 2019 – Oct 2020 · 1 yr 4 mos · Ernakulam, Kerala, India

  • Worked closely with camera end to end image quality tuning in multiple ISPs.
  • 1+ year experience in ISP pipeline tuning(3A, BLC, Lens
  • shading, Color Correction, Gamma etc..) of multiple SOCs including
  • Experience in ubuntu scripting,presentation design.
  • Has strong base on camera and it's technically.
Problem Solving

Education

BITS Pilani, Hyderabad Campus

Master of Engineering - MEng — Embedded systems

Sep 2021 – Sep 2023

Sree Chitra Thirunal College of Engineering, Pappanamcode, Thiruvananthapuram

Bachelor of Technology - BTech — Electronics and Communications Engineering

Jan 2014 – Jan 2018

Stackforce found 100+ more professionals with Universal Verification Methodology (uvm) & Systemverilog

Explore similar profiles based on matching skills and experience

Harjot Singh Kamboj

Harjot Singh Kamboj

Senior Design Verification Engineer

at Micron Technology

Hyderabad, India8 yrs 7 mos exp
FPGA Development
Pankaj Kumar Dubey

Pankaj Kumar Dubey

DFT ENGINEER (GPU)

at Intel Corporation

Lucknow, India5 yrs 11 mos exp
VLSI Design
Vishnu Priyaa Venkatachalam

Vishnu Priyaa Venkatachalam

Senior Engineer

at Qualcomm

Bengaluru, India3 yrs 4 mos exp
IP Verification
Vimal M

Vimal M

ASIC Verification engineer

at MediaTek

Bengaluru, India4 yrs 8 mos exp
ASIC VerificationSystem on a Chip (SoC)
Kuldeep Dudhagara

Kuldeep Dudhagara

Senior Staff Engineer

at Samsung Semiconductor

Bengaluru, India13 yrs 6 mos exp
Akhil Yakkala

Akhil Yakkala

Senior silicon Design Engineer

at AMD

West Godavari, India4 yrs 1 mo exp
Field-Programmable Gate Arrays (FPGA)Verilog
Rajitha Vetcha

Rajitha Vetcha

Design Verification Engineer

at MediaTek

India1 yr 11 mos exp
Digital ElectronicsDigital Circuit DesignSoftware Testing
Maheswari Durga Akula

Maheswari Durga Akula

Senior Design Verification Engineer

at AMD

Iragavaram, India3 yrs 11 mos exp