Vimal M

Software Engineer

Bengaluru, Karnataka, India4 yrs 7 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Experienced ASIC Verification Engineer with SoC expertise.
  • Strong foundation in SystemVerilog and UVM methodologies.
  • Proven skills in RTL design and FPGA technologies.
Stackforce AI infers this person is a Semiconductor Verification Engineer with expertise in ASIC and SoC technologies.

Contact

LinkedIn

Skills

Core Skills

Asic VerificationSystem On A Chip (soc)

Other Skills

SystemVerilogUniversal Verification Methodology (UVM)RTL DesignVerilogStatic Timing AnalysisField-Programmable Gate Arrays (FPGA)Assertion Based Verification

Experience

4 yrs 7 mos
Total Experience
2 yrs 3 mos
Average Tenure
4 yrs 1 mo
Current Experience

Mediatek

ASIC Verification engineer

Mar 2022 – Present · 4 yrs 1 mo · Bengaluru, Karnataka, India · Remote

System on a Chip (SoC)ASIC Verification

Maven silicon

Trainee

Sep 2021 – Mar 2022 · 6 mos · Bengaluru, Karnataka, India

Education

Indian Institute of Information Technology, Design and Manufacturing, Kancheepuram

Master of Technology - MTech — Electronic system design

Aug 2019 – Jun 2021

Pondicherry Engineering College

Bachelor of Technology - BTech — Electronics and Communications Engineering

Aug 2014 – Aug 2018

Amalorpavam Higher Secondary School

High School Diploma — Computer Science

Aug 2013 – Aug 2014

Amalorpavam Higher Secondary School

SSLC

Aug 2011 – Aug 2012

Stackforce found 100+ more professionals with Asic Verification & System On A Chip (soc)

Explore similar profiles based on matching skills and experience

Bala Shiva Vishwanatham

Bala Shiva Vishwanatham

ASIC Physical Design Engineer

at MediaTek

Bengaluru, India4 yrs 11 mos exp
Physical DesignVery-Large-Scale Integration (VLSI)
Aditya Verma

Aditya Verma

Senior Lead Engineer

at Qualcomm

Bengaluru, India7 yrs 7 mos exp
Krishnendhu u.n

Krishnendhu u.n

Senior Design Engineer

at Cerium Systems

Bengaluru, India10 yrs 3 mos exp
FPGARTL Design
Shikha Shrivastava

Shikha Shrivastava

SoC Design Engineer

at Intel Corporation

Hyderabad, India6 yrs 9 mos exp
Automatic Test Pattern Generation (ATPG)Scan Insertion
Amandeep Singh

Amandeep Singh

Accumulated Expertise

at Career-Wide Experience

Roorkee, India0 mo exp
Shubhankar Das

Shubhankar Das

Lead Engineer

at Qualcomm

Faridabad, India10 yrs 1 mo exp
Devank Aeron

Devank Aeron

Design Verification Trainee

at Silicon Patterns

West Delhi, India3 yrs 10 mos exp
Functional VerificationVerification and Validation (V&V)
Sujay Jain

Sujay Jain

Senior DFT Engineer

at MediaTek

Bengaluru, India3 yrs 7 mos exp
DFTApplication-Specific Integrated Circuits (ASIC)