Rajitha Vetcha

Software Engineer

Andhra Pradesh, India1 yr 10 mos experience

Key Highlights

B.Tech graduate with a strong CGPA of 9.28.
Hands-on experience in Digital Electronics and Circuit Design.
Proficient in Software Testing methodologies.

Stackforce AI infers this person is a VLSI Design and Verification Engineer with a focus on Digital Electronics.

Contact

Skills

Core Skills

Digital ElectronicsDigital Circuit DesignSoftware Testing

Other Skills

Perl scripting basicsLintingRTL SynthesisCMOS FundamentalsField-Programmable Gate Arrays (FPGA)Universal Verification Methodology (UVM)SystemVerilogRTL CodingRTL DesignVerilog Coding

About

I am an enthusiastic learner, an admirer of knowledge. I am a B.Tech graduate in Electronics and Communication Engineering and an RTL Design and Verification trainee at Maven Silicon, Bengaluru.

Experience

1 yr 10 mos

Total Experience

1 yr 10 mos

Average Tenure

1 yr 10 mos

Current Experience

Mediatek

Design Verification Engineer

Jun 2024 – Present · 1 yr 10 mos · Bengaluru, Karnataka, India · On-site

Digital ElectronicsDigital Circuit Design

Maven silicon

VLSI Design and Verification Trainee

Aug 2023 – May 2024 · 9 mos · Bengaluru, Karnataka, India · On-site

Keka hr

Quality Analyst

Jan 2023 – May 2023 · 4 mos · Hyderabad, Telangana, India · On-site

Software Testing

Education

MVGR College of Engineering

Bachelor of Technology — Electronics and Communication engineering

Sep 2019 – Jun 2023

Sri Gayatri Jr College

Intermediate - State Board — MPC

Apr 2017 – Mar 2019

Kendriya Vidyalaya Vizianagaram

10th — CBSE

Apr 2007 – Mar 2017

Stackforce found 100+ more professionals with Digital Electronics & Digital Circuit Design

Explore similar profiles based on matching skills and experience

Durbadal C.

DFT Engineer

at MediaTek

Bengaluru, India2 yrs 5 mos exp

Priyanshu Rajoria

Graduate Engineering Trainee

at Reliance Industries Limited

Roorkee, India1 yr 7 mos exp

Analog & Digital Circuit Design

Shashank Mishra

Senior Member of Technical Staff

at AMD

Bengaluru, India12 yrs 2 mos exp

GOPI REDDY CHAGANTI

VLSI Design Verification Apprentice

at MediaTek

Bengaluru, India0 mo exp

Sanyam Jain

Lead Engineer (FPGA)

at Logic Fruit Technologies

Gurugram, India3 yrs 10 mos exp

Shibin Bose Kavara

ASIC Engineer

at Meta

Bangalore Urban, India15 yrs 6 mos exp

MANAVKUMAR KANOJIYA

Senior Design Verification Engineer

at Qualcomm

Surat, India5 yrs 3 mos exp

Functional VerificationUniversal Verification Methodology (UVM)

Nare Uday Kumar Reddy

Design Verification Engineer

at MediaTek

Ananthapuramu, India8 mos exp

Design VerificationVerification MethodologyVLSI DesignVerification