Abhishek Mujakari

Software Engineer

Hyderabad, Telangana, India7 yrs 4 mos experience
Highly Stable

Key Highlights

  • Expert in Physical Design and Static Timing Analysis.
  • Proven experience in leading silicon design projects.
  • Strong background in timing closure and physical verification.
Stackforce AI infers this person is a Silicon Design Engineer with expertise in Physical Design and Timing Analysis.

Contact

LinkedIn

Skills

Core Skills

Physical DesignStatic Timing Analysis

Other Skills

PNRFloorplanningICC2Synopsys PrimetimeTiming ClosureECOsPhysical VerificationCadence Encounter

Experience

7 yrs 4 mos
Total Experience
3 yrs 3 mos
Average Tenure
8 mos
Current Experience

Amd

MTS Silicon Design Engineer

Aug 2025 – Present · 8 mos · Hyderabad, Telangana, India · On-site

  • MTS Silicon Design Engineer at AMD
Physical DesignPNRFloorplanningStatic Timing AnalysisICC2Synopsys Primetime+4

Cadence

Lead Design Engineer

Jan 2024 – Aug 2025 · 1 yr 7 mos · Hyderabad, Telangana, India · On-site

Soctronics technologies private limited

Physical Design Engineer

Nov 2018 – Dec 2023 · 5 yrs 1 mo · Hyderabad, Telangana, India

Education

Anurag Group of Institutions

Bachelor of Technology (B.Tech.)

Jan 2014 – Jan 2018

Stackforce found 100+ more professionals with Physical Design & Static Timing Analysis

Explore similar profiles based on matching skills and experience

Avilash Mohanty

Avilash Mohanty

Senior Physical Design Engineer

at NVIDIA

Delhi, India8 yrs 9 mos exp
SRUTHY S

SRUTHY S

Engineer

at MediaTek

Palakkad, India8 yrs 9 mos exp
Embedded SystemsVery-Large-Scale Integration (VLSI)
Arun Koithyar

Arun Koithyar

Digital Design Manager

at Texas Instruments

Bengaluru, India25 yrs 2 mos exp
Raja Mondal

Raja Mondal

Lead Engineer

at Cadence

Bangalore Urban, India8 yrs 2 mos exp
arun cs

arun cs

Senior Department Manager

at MediaTek

Bengaluru, India21 yrs 1 mo exp
CharacterizationASIC
AT

Abhesh Tripathi

Memory Solutions Architect at Intel

at Intel Corporation

Bengaluru, India19 yrs 5 mos exp
Shubhankar Das

Shubhankar Das

Lead Engineer

at Qualcomm

Faridabad, India10 yrs 1 mo exp
Nikhil Singh

Nikhil Singh

Silicon Design Engineer 2

at AMD

Itarsi, India3 yrs 8 mos exp
SystemVerilogUniversal Verification Methodology (UVM)