Bhargavi Kasturi

Software Engineer

Bengaluru, Karnataka, India4 yrs 8 mos experience
Highly Stable

Key Highlights

  • Experienced in Physical Design Engineering.
  • Proficient in Static Timing Analysis and Place & Route.
  • Strong background in Silicon Design at leading companies.
Stackforce AI infers this person is a Physical Design Engineer specializing in semiconductor design and timing analysis.

Contact

LinkedIn

Skills

Core Skills

Place & RouteFloorplanningStatic Timing Analysis

Other Skills

Clock Tree SynthesisTiming Closuresignoff

Experience

4 yrs 8 mos
Total Experience
3 yrs 9 mos
Average Tenure
11 mos
Current Experience

Amd

Sr Silicon Design Engineer

Jun 2025 – Present · 11 mos · Bengaluru, Karnataka, India · On-site

Place & RouteFloorplanning

Smartsoc solutions pvt ltd

2 roles

Senior Physical Design Engineer

Promoted

Jul 2023 – Jun 2025 · 1 yr 11 mos · Bengaluru, Karnataka, India

Static Timing AnalysisPlace & Route

Physical Design Engineer

Sep 2021 – Jul 2023 · 1 yr 10 mos · Bengaluru, Karnataka, India

Static Timing AnalysisPlace & Route

Education

Jawaharlal Nehru Technological University Hyderabad (JNTUH)

B.Tech — Electronics and Communication Engineering

SSJ Engineering College

Bachelor of Technology - BTech

Stackforce found 100+ more professionals with Place & Route & Floorplanning

Explore similar profiles based on matching skills and experience

Shobha Rani

Shobha Rani

Principal Member of Technical Staff

at AMD

Bengaluru, India23 yrs 2 mos exp
Aswin Aravind

Aswin Aravind

Physical Design Engineer

at MediaTek

Bengaluru, India5 yrs exp
Nikita Singh

Nikita Singh

Physical Design Engineer

at Samsung India

Karnataka, India11 yrs exp
Physical DesignApplication-Specific Integrated Circuits (ASIC)
Theja V

Theja V

Physical Design Engineer

at MediaTek

Tirupati Urban, India6 yrs 3 mos exp
Physical DesignVLSI
Shanawaz M Mulla

Shanawaz M Mulla

Senior Silicon Design Engineer

at AMD

Bengaluru, India5 yrs 6 mos exp
Physical DesignVLSI Design
purushotham Reddy Manne

purushotham Reddy Manne

Senior Physical Design Engineer

at NVIDIA

Kurnool, India11 yrs 4 mos exp
Physical DesignVLSI
HR

HarshaPratap Reddy

Senior Engineer

at eInfo

India8 yrs 6 mos exp
Physical DesignLow-power DesignEDICloud Integration
Ram prasad

Ram prasad

Project Lead

at FINFET Semiconductor private limited

Bengaluru, India15 yrs 6 mos exp
VLSIPhysical Design