Afaq Ahmed

Software Engineer

Noida, Uttar Pradesh, India7 yrs 10 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in Low-power Design and ASIC development.
  • Proven leadership in Physical Design at Qualcomm.
  • Strong background in advanced design tools and methodologies.
Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in ASIC and Physical Design.

Contact

afq.amd@gmail.comLinkedIn

Skills

Core Skills

Physical DesignLow-power Design

Other Skills

Application-Specific Integrated Circuits (ASIC)H-SpiceTcl-TkCadencePNRFloorplanningCaliberInnovusVoltasTempus

About

Senior Lead Engineer (Physical Design)

Experience

7 yrs 10 mos
Total Experience
2 yrs 7 mos
Average Tenure
4 yrs 11 mos
Current Experience

Qualcomm

2 roles

Senior Lead Engineer

Promoted

Dec 2024 – Present · 1 yr 5 mos · Noida, Uttar Pradesh, India

Low-power DesignApplication-Specific Integrated Circuits (ASIC)H-SpiceTcl-TkCadencePhysical Design+6

Senior Engineer

Jun 2021 – Dec 2024 · 3 yrs 6 mos · Noida, Uttar Pradesh, India

Low-power Design

Sevitech systems pvt. ltd.

Senior Physical Design Engineer

Jul 2019 – Jun 2021 · 1 yr 11 mos · Bangalore

Low-power Design

Open-silicon, inc.

ASIC Design Engineer, PD

Jul 2018 – Jul 2019 · 1 yr · Bangalore

Education

Aligarh Muslim University

Master of Technology — Electronic Circuit and System Design

Jan 2016 – Jan 2018

Stackforce found 100+ more professionals with Physical Design & Low-power Design

Explore similar profiles based on matching skills and experience

SHWETHA RS

SHWETHA RS

System-on-Chip Design Engineer

at Intel Corporation

Bengaluru, India6 yrs 11 mos exp
Logic SynthesisStatic Timing Analysis
Saurabh Gupta

Saurabh Gupta

Sta engineer

at Qualcomm

India17 yrs 5 mos exp
Santosh Tripathy

Santosh Tripathy

Senior Director, AI Silicon Engineering

at Microsoft

Bengaluru, India23 yrs 5 mos exp
Bhagyashree R

Bhagyashree R

PDN Engineer/EMIR

at Mediatek

India7 yrs 8 mos exp
EMIR
Pradeep Mishra

Pradeep Mishra

Engineering Director

at Intel Corporation

Bengaluru, India30 yrs exp
VLSIMixed Signal
Vishal Tripathi

Vishal Tripathi

Principal Software Engineer

at Cadence Design Systems

India12 yrs 7 mos exp
vikas agrawal

vikas agrawal

Asic Engineer Emulation

at Meta

Bengaluru, India19 yrs 5 mos exp
ASICFunctional Verification
Dimple Lalwani

Dimple Lalwani

ASIC Design Engineer

at Meta

Bengaluru, India18 yrs 6 mos exp
SoCASIC