Saurabh Gupta

Software Engineer

India17 yrs 5 mos experience
Highly Stable

Key Highlights

  • Expert in Static Timing Analysis and Physical Design.
  • Proven experience in leading design projects.
  • Strong background in VLSI and ASIC development.
Stackforce AI infers this person is a Physical Design Engineer with expertise in VLSI and ASIC industries.

Contact

Skills

Other Skills

Static Timing AnalysisPhysical DesignDRCSoCVLSIASICTiming ClosureLow-power DesignPrimetime

Experience

17 yrs 5 mos
Total Experience
2 yrs 9 mos
Average Tenure
11 mos
Current Experience

Qualcomm

Sta engineer

Jun 2025Present · 11 mos

Google

STA engineer

Sep 2022May 2025 · 2 yrs 8 mos

Apple

Engineer

Jul 2018Aug 2022 · 4 yrs 1 mo

Qualcomm

Staff Engineer

Oct 2015May 2018 · 2 yrs 7 mos

Smartplay technologies

Lead Design Engineer

Jun 2014Oct 2015 · 1 yr 4 mos · San Diego County, California, United States

Texas instruments

Senior Design Engineer

Jan 2011May 2014 · 3 yrs 4 mos · Bengaluru, Karnataka, India

Freescale semiconductor

Design Engineer

Jul 2008Jan 2011 · 2 yrs 6 mos

Education

Thapar Institute of Engineering & Technology

BE — electronics and comm

Jan 2004Jan 2008

Stackforce found 100+ more professionals with Static Timing Analysis & Physical Design

Explore similar profiles based on matching skills and experience