Sai kumar Gontimukkala

Software Engineer

Bengaluru, Karnataka, India8 yrs 9 mos experience

Highly Stable

Key Highlights

6+ years in VLSI Backend Design expertise.
Proficient in Physical Design and Timing Closure.
Experienced in handling live projects in physical design.

Stackforce AI infers this person is a VLSI Backend Design expert with extensive experience in Physical Design and Timing Analysis.

Contact

Skills

Core Skills

Physical DesignVlsi

Other Skills

Clock DistributionPlace & RouteStatic Timing AnalysisTiming ClosureSystem on a Chip (SoC)ICC2InnovusTCLPerlShell ScriptingCadence VirtuosoDigital Circuit DesignDigital IC DesignAnalog icVerilog

About

6+ Years of expertise in VLSI Backend Design (Handling Designs from netlist to Signoff)

Experience

8 yrs 9 mos

Total Experience

4 yrs 3 mos

Average Tenure

6 mos

Current Experience

Marvell technology

Senior Staff Engineer

Oct 2025 – Present · 6 mos · Bengaluru, Karnataka, India · On-site

Samsung electronics

2 roles

Staff Engineer

Mar 2025 – Oct 2025 · 7 mos

Associate Staff Engineer

Apr 2021 – Mar 2025 · 3 yrs 11 mos

Clock DistributionPlace & RoutePhysical DesignVLSI

Mediatek

3 roles

Senior Physical Design Engineer

Jun 2019 – Jul 2021 · 2 yrs 1 mo

Clock DistributionPlace & RoutePhysical DesignVLSI

Senior Physical Design Engineer

Jul 2017 – Jul 2021 · 4 yrs

Clock DistributionPlace & RoutePhysical DesignVLSI

Physical Design intern

Jul 2017 – Jun 2018 · 11 mos

I worked in various stages of physical design handling live projects.

Clock DistributionPlace & RoutePhysical DesignVLSI

Education

Vellore Institute of Technology

Master of Technology (M.Tech.) — VLSI Design

Jan 2016 – Jan 2018

JNTU ANANTPUR

Bachelor of Technology - BTech — Electronics and communication Engineering

Jan 2011 – Jan 2015

Stackforce found 100+ more professionals with Physical Design & Vlsi

Explore similar profiles based on matching skills and experience

Pankaj Verma

Design Verification Lead

at Accenture

Bengaluru, India25 yrs 2 mos exp

Functional Verification

Swapnil Vats

Senior Staff Engineer/Manager

at Qualcomm

Noida, India14 yrs 6 mos exp

arun cs

Senior Department Manager

at MediaTek

Bengaluru, India21 yrs 1 mo exp

CharacterizationASIC

Abhesh Tripathi

Memory Solutions Architect at Intel

at Intel Corporation

Bengaluru, India19 yrs 5 mos exp

Sudheendra Bhat

Electrical Cadet

at Maersk Line, Limited

Karnataka, India9 yrs 9 mos exp

Shobha Rani

Principal Member of Technical Staff

at AMD

Bengaluru, India23 yrs exp

Indushekhar Benjwal

Director of Engineering

at Intel Corporation

Bengaluru, India27 yrs 1 mo exp

ManagementPDK DevelopmentPhysical ImplementationDesign PortingBackend Design Methodologies

Ramesh Halli

Senior Department Manager

at MediaTek

Bengaluru, India21 yrs 2 mos exp