Srinivasa T

Software Engineer

Bangalore Urban, Karnataka, India5 yrs 4 mos experience

Most Likely To Switch

Key Highlights

Experienced in ASIC design and verification.
Proficient in RTL coding and testing methodologies.
Strong background in software testing and project management.

Stackforce AI infers this person is a Silicon Design Engineer with expertise in ASIC and RTL development.

Contact

Skills

Core Skills

Application-specific Integrated Circuits (asic)Rtl CodingSoftware Testing

Other Skills

Digital LogicElectronics DesignDesign ToolsRTL DevelopmentUniversal Verification Methodology (UVM)Serial ProtocolsRTL DesignDefect LoggingTest CasesTest PlanningTest AutomationTestingManual TestingRegression TestingFunctional Testing

Experience

5 yrs 4 mos

Total Experience

1 yr 9 mos

Average Tenure

1 yr 10 mos

Current Experience

Amd

Silicon design engineer 2

Jul 2024 – Present · 1 yr 10 mos · On-site

Digital LogicApplication-Specific Integrated Circuits (ASIC)Electronics DesignRTL CodingDesign ToolsRTL Development+28

Truechip

Design Engineer

Nov 2022 – Jul 2024 · 1 yr 8 mos · Bengaluru, Karnataka, India · On-site

Application-Specific Integrated Circuits (ASIC)RTL Coding

Infosys

2 roles

Test Engineer

Nov 2020 – Sep 2022 · 1 yr 10 mos · Chennai, Tamil Nadu, India

Software TestingJira

Software Test Engineer

Nov 2020 – Sep 2022 · 1 yr 10 mos · Chennai, Tamil Nadu, India

Software TestingManual Testing

Education

Dr. Ambedkar Institute Of Technology

Bachelor of Engineering - BE

Aug 2016 – Sep 2020

Stackforce found 100+ more professionals with Application-specific Integrated Circuits (asic) & Rtl Coding

Explore similar profiles based on matching skills and experience

Saritha Pavuluri

Principal Engineer

at Intel Tech India Pvt Ltd

India22 yrs 2 mos exp

ASICFunctional Verification

Alugoju Anil kumar

System-on-Chip Design verification engineer

at Intel Corporation

Bengaluru, India5 yrs 10 mos exp

System on a Chip (SoC)Functional VerificationSystemVerilogUniversal Verification Methodology (UVM)

Anushree Dutta

Pre - Si validation engineer

at Intel Corporation

Bengaluru, India1 yr 11 mos exp

Functional VerificationDebuggingRTL Verification

Priyanka Pandey

Synthesis and STA Engineer

at MediaTek

Bengaluru, India5 yrs exp

Static Timing AnalysisRTL Design

Mukesh Saravanan

Lead Engineer Senior

at Qualcomm

Bengaluru, India6 yrs 8 mos exp

Digital ElectronicsRTL Design

Shubham Kumar

Sr Design Engineer

at Qualcomm

Gurugram, India5 yrs 3 mos exp

Design EngineeringSignal Processing

Ketan Shet

Senior Staff Engineer

at Samsung Semiconductor

Bengaluru, India10 yrs 7 mos exp

Gourav Kapoor

Physical Design Engineer

at NXP Semiconductors

India14 yrs 10 mos exp

Static Timing AnalysisTiming Closure