Shubham Saha

DevOps Engineer

Delhi, India7 yrs 5 mos experience

Highly Stable

Key Highlights

Expert in formal verification methodologies.
Proficient in RTL design and static timing analysis.
Strong leadership and teamwork skills in engineering projects.

Stackforce AI infers this person is a Formal Verification Engineer specializing in semiconductor design and verification.

Contact

Skills

Other Skills

C (Programming Language)VerilogLeadershipTeamworkStatic Timing AnalysisRTL DesignCadence VirtuosoCadence Virtuoso Layout EditorPython (Programming Language)TCLPerl

About

Working in formal verification

Experience

7 yrs 5 mos

Total Experience

1 yr 11 mos

Average Tenure

1 yr 8 mos

Current Experience

Nxp semiconductors

Lead Verification Engineer

Aug 2024 – Present · 1 yr 8 mos · Noida

Qualcomm

3 roles

Senior Engineer

Promoted

Nov 2022 – Aug 2024 · 1 yr 9 mos

Engineer

Jun 2020 – Nov 2022 · 2 yrs 5 mos

Formal Verification Intern

Jan 2020 – Jun 2020 · 5 mos

Nxp semiconductors

Physical Design Intern

Jul 2019 – Dec 2019 · 5 mos · Noida Area, India

Indraprastha institute of information technology, delhi

Teaching Assistant

Aug 2018 – Jul 2019 · 11 mos · New Delhi Area, India

I. cognizant technologies limited, pune, india

Programmer Analyst Trainee

Aug 2016 – Apr 2017 · 8 mos · Pune Area, India

Education

Indraprastha Institute of Information Technology, Delhi

Master of Technology - MTech

Jan 2018 – Jan 2020

SRM IST Chennai

Bachelor of Technology (BTech)

Jan 2012 – Jan 2016

Stackforce found 100+ more professionals with C (Programming Language) & Verilog

Explore similar profiles based on matching skills and experience

Nagesh N M

System-on-Chip Design Engineer

at Intel Corporation

Bengaluru, India7 yrs 3 mos exp

Very-Large-Scale Integration (VLSI)Low Power Methodology

Ravi Makwana

Engineer

at eInfochips (An Arrow Company)

Ahmedabad, India7 yrs 3 mos exp

System VerificationUniversal Verification Methodology (UVM)

Lalitha Surisetti

Analog Design Engineer

at Intel Corporation

Andhra Pradesh, India6 yrs 9 mos exp

Suhas Meda

Staff Engineer

at MediaTek

Bengaluru, India7 yrs exp

Universal Verification Methodology (UVM)Very-Large-Scale Integration (VLSI)

Abdul Rahaman Shaik

Verification Engineer

at Intel Corporation

India11 yrs 3 mos exp

RTL VerificationApplication-Specific Integrated Circuits (ASIC)

Abhishek Joshi

System Design Engineer

at AMD

Delhi, India5 yrs 9 mos exp

SemiconductorsDigital Electronics

amith patil

Staff Engineer

at MediaTek

Bengaluru, India6 yrs 9 mos exp

VerilogUniversal Verification Methodology (UVM)

Tushank Gupta

FPGA Engineer

at Mathisys

Kanpur Nagar, India3 yrs 6 mos exp

Field-Programmable Gate Arrays (FPGA)