Shermeen Aslam

Software Engineer

Bengaluru, Karnataka, India8 yrs 10 mos experience
Highly Stable

Key Highlights

  • Expert in IP verification and digital circuit design.
  • Proven leadership in semiconductor development projects.
  • Strong background in memory models and storage protocols.
Stackforce AI infers this person is a Semiconductor Engineer with expertise in IP verification and digital design.

Contact

shermeen.aslam.2015@gmail.comLinkedIn

Skills

Other Skills

DDR SDRAMVerilogCSystemVerilogC++LeadershipFPGA prototypingDigital Circuit DesignRTL CodingCore JavaASICMicroprocessorsAnalogTcl-TkAwk

Experience

8 yrs 10 mos
Total Experience
2 yrs
Average Tenure
9 mos
Current Experience

Arm

IP Verification Engineer

Aug 2025 – Present · 9 mos · Bengaluru, Karnataka, India · Hybrid

Intel corporation

Design IP Verification

Mar 2024 – Aug 2025 · 1 yr 5 mos · Bengaluru, Karnataka, India · Hybrid

Cadence design systems

3 roles

Lead Software Engineer

Promoted

Jul 2022 – Mar 2024 · 1 yr 8 mos

  • Development and verification of UCIe VIP. Own PHY block.

Software Engineer II

Jul 2020 – Jul 2022 · 2 yrs

  • DDR5 memory models - DDR5 registered clock driver (DDR5RCD), data buffer (DDR5DB). Owned customer front at RDIMM/LRDIMM.
  • Toggle Nand Flash - Hands on experience in multiple nand flash vendor datasheets.

Software Engineer I

Mar 2019 – Jul 2020 · 1 yr 4 mos

  • C VIP development - Serial protocols like LPUART, UART/USART, Smartcard, IrDA, Lin, etc. Worked on Ethernet PTP and Macsec layer.

Mentor graphics

2 roles

AVIP engineer (consultant)

May 2018 – Feb 2019 · 9 mos · sector 142 noida

  • Storage protocols - UFS host initiator, SATA STP.

HEP Trainee

Jun 2016 – Jul 2016 · 1 mo · noida sector 127

  • Higher Education Program (HEP)
  • The training was exclusively designed for description and verification in HDL and HVL languages like SystemVerilog and Verilog .

Dkop labs pvt. ltd.

Trainee

Jan 2016 – Dec 2016 · 11 mos · Noida Area, India

  • E3P program in verilog HDLand system verilog

Education

Jamia Millia Islamia

Bachelor in technology — Electronics and Communications Engineering

Jan 2013 – Jan 2017

St.Paul Senior Secondary School

12th — physics-chemistry-maths

Stackforce found 100+ more professionals with DDR SDRAM & Verilog

Explore similar profiles based on matching skills and experience

M N DADAPEER

M N DADAPEER

Sr. Silicon Design Engineer

at AMD

Andhra Pradesh, India6 yrs 7 mos exp
Silicon DesignVerification
Vasu P

Vasu P

Staff Engineer

at Intel Corporation

Bengaluru, India9 yrs 6 mos exp
VerificationUVMFunctional Verification
AM

Archith Reddy Manne

Emulation Engineer

at Intel Corporation

Hyderabad, India7 yrs 5 mos exp
Hardware EmulationRTL Design
VD

Vineet Kumar Dwivedi

Technical Lead

at Intel Corporation

Bengaluru, India11 yrs 7 mos exp
EthernetMemoryHardware Verification
Sreenivas Machavaram

Sreenivas Machavaram

Design Verification Engineering Manager

at Meta

Bengaluru, India21 yrs 9 mos exp
SoC VerificationPost Silicon ValidationSilicon ArchitectureTeam LeadershipVerification Engineering
Sri Harsha Munagala

Sri Harsha Munagala

ASIC Power Engineer

at Google

Bengaluru, India6 yrs 9 mos exp
SoC Power ManagementComputer Architecture
Ayush Kapur

Ayush Kapur

Senior Engineer

at Qualcomm

South Delhi, India3 yrs 10 mos exp
Embedded Software
ABHISHEK KUMAR GUPTA

ABHISHEK KUMAR GUPTA

Lead Design Engineer

at Cadence Design Systems (India) Pvt. Ltd.

Delhi, India7 yrs 1 mo exp
RTL VerificationSystem Verilog