Girisha GK

Software Engineer

Bengaluru, Karnataka, India17 yrs 11 mos experience

Most Likely To SwitchHighly Stable

Key Highlights

Expert in Physical Design and Static Timing Analysis.
Extensive experience with Synopsys tools in VLSI.
Strong background in teaching and mentoring engineering students.

Stackforce AI infers this person is a VLSI Design Engineer with strong expertise in Physical Design and Timing Analysis.

Contact

Skills

Core Skills

Physical DesignStatic Timing AnalysisVery-large-scale Integration (vlsi)Microcontrollers

Other Skills

Logic SynthesisFusion compilerClock Tree SynthesisSynopsys toolsCircuit AnalysisDigital Electronics

Experience

17 yrs 11 mos

Total Experience

2 yrs 11 mos

Average Tenure

3 yrs 6 mos

Current Experience

Synopsys inc

Staff Engineer

Nov 2022 – Present · 3 yrs 5 mos

Physical DesignStatic Timing AnalysisLogic SynthesisFusion compiler

Amd

Physical Design Engineer

May 2022 – Oct 2022 · 5 mos · Bengaluru, Karnataka, India · Hybrid

Worked as contract basis

Physical DesignSynopsys tools

Vlsimonks design pvt ltd.

Senior Staff Engineer

Aug 2021 – Nov 2022 · 1 yr 3 mos · Bangalore Urban, Karnataka, India · On-site

Physical DesignStatic Timing AnalysisClock Tree Synthesis

Texas instruments

Physical Design Engineer

Aug 2021 – May 2022 · 9 mos · Bengaluru, Karnataka, India · Hybrid

Worked on contract basis.

Synopsys toolsClock Tree SynthesisStatic Timing AnalysisPhysical Design

Chipedge technologies pvt ltd

Senior Member of Technical Staff

Dec 2018 – Aug 2021 · 2 yrs 8 mos · Bengaluru, Karnataka, India

Nitte meenakshi institute of technology

Assistant Professor

Jun 2012 – Dec 2018 · 6 yrs 6 mos · Karnataka, India

Faculty for undergraduate and postgraduate courses of Engineering

MicrocontrollersVery-Large-Scale Integration (VLSI)Circuit AnalysisDigital Electronics

Nmamit -

Senior Lecturer

Jun 2011 – Jun 2012 · 1 yr · Nitte

Faculty for undergraduate courses in engineering

Sjm institute of technology (sjmit)

Lecturer

Jun 2008 – Jun 2011 · 3 yrs · Chitradurga, Karnataka, India

Education

Nitte Meenakshi Institute of Technology

Doctor of Philosophy - PhD

Aug 2013 – Present

JSS ACADEMY OF TECHNICAL EDUCATION, NOIDA

Master of Engineering - MEng

Jul 2006 – May 2008

SJM Institute of Technology (SJMIT)

Bachelor of Engineering - BE

Jun 2002 – Jun 2006

Stackforce found 100+ more professionals with Physical Design & Static Timing Analysis

Explore similar profiles based on matching skills and experience

Sravanthi Pedireddi

Technical Lead

at HCLTech

Bengaluru, India8 yrs 3 mos exp

SoC DesignASIC Design

Nagateja Gunda

Lead Engineer

at HCLTech

India2 yrs 7 mos exp

Physical Design

Lavanya V

Accumulated Expertise

at Career-Wide Experience

India0 mo exp

Bhilwan Reddy

Senior Staff Engineer

at Qualcomm

Hyderabad, India14 yrs 11 mos exp

VLSIASIC

Nivethitha A

Senior Engineer

at Synopsys Inc

Bengaluru, India5 yrs exp

VerilogFloorplanningField-Programmable Gate Arrays (FPGA)

Shashank Misra

Principal physical design Engineer

at Astera Labs

Noida, India16 yrs 2 mos exp

Kavyashree U S

Principal Product Engineer

at Cadence Design Systems

Bengaluru, India6 yrs 7 mos exp

Dheeraj Anand

Senior Manager Silicon Design Engineering

at AMD

Bengaluru, India20 yrs 6 mos exp

VLSIPhysical Design