Pranav Tailor

CEO

Ahmedabad, Gujarat, India20 yrs experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Experienced in ASIC Design and Verification leadership.
  • Strong background in Functional Verification methodologies.
  • Proven track record in managing complex semiconductor projects.
Stackforce AI infers this person is a leader in ASIC Design and Verification within the semiconductor industry.

Contact

LinkedIn

Skills

Core Skills

AsicFunctional Verification

Other Skills

VerilogSystemVerilogSoCUVMProject ManagementFPGAVLSIDebuggingDigital Signal ProcessorsEmbedded SystemsDevice DriversSemiconductorsEDAApplication-Specific Integrated Circuits (ASIC)Very-Large-Scale Integration (VLSI)

Experience

20 yrs
Total Experience
4 yrs
Average Tenure
4 yrs 5 mos
Current Experience

Einfochips (an arrow company)

BU Head - ASIC Design/Verification

Dec 2021 – Present · 4 yrs 5 mos · India

ASICFunctional VerificationVerilogSystemVerilogSoCUVM+11

Einfochips

2 roles

Delivery Manager

Promoted

May 2011 – Dec 2021 · 10 yrs 7 mos

Sr Tech Lead

Apr 2010 – Apr 2011 · 1 yr

Teradyne inc

Consulting Verification Engg

Feb 2007 – Mar 2009 · 2 yrs 1 mo

Ivivity inc

Consulting ASIC Verification Engg

Mar 2006 – Feb 2007 · 11 mos

Intel

Consulting ASIC Verification Engg

Nov 2004 – Nov 2005 · 1 yr

Education

Indian Institute of Management Ahmedabad

Senior Management Program

Nov 2022 – Oct 2023

National Institute of Technology Surat

BE — Electronics

Jan 1998 – Jan 2000

Govt poly. Surat

Jan 1994 – Jan 1997

National Institute of Technology Surat

Stackforce found 100+ more professionals with Asic & Functional Verification

Explore similar profiles based on matching skills and experience

Ranjith Bidri

Ranjith Bidri

Senior Staff Engineer/Manager

at Qualcomm

Bengaluru, India13 yrs 5 mos exp
SK

Sridhar K.

SMTS

at Intel Corporation

Bengaluru, India20 yrs 7 mos exp
VLSIRTL designUSB
AA

Abhishek AH

Senior Member of Technical Staff

at AMD

Bengaluru, India12 yrs 7 mos exp
Engineering
Akash Gupta

Akash Gupta

Director Silicon Design Engineering

at AMD

Bengaluru, India24 yrs 8 mos exp
VLSISoC
Gurleen Kaur

Gurleen Kaur

Member Of Technical Staff

at Mirafra Technologies

India10 yrs 4 mos exp
Hardware Verification
Pratish Behera

Pratish Behera

DV engineer

at Meta

Bengaluru, India22 yrs 7 mos exp
Chandrashekaraiah V

Chandrashekaraiah V

Senior SoC Design Engineer

at Intel Corporation

Bengaluru, India16 yrs 9 mos exp
Physical DesignTiming Closure
meganathan kumar

meganathan kumar

Director, Verification & Validation

at Microsoft

Chennai, India14 yrs 3 mos exp