Abhishek Raj

Software Engineer

Delhi, India13 yrs 1 mo experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in physical verification and backend design.
  • Proven track record in advanced semiconductor technologies.
  • Strong experience in managing complex engineering projects.
Stackforce AI infers this person is a semiconductor design engineer with expertise in physical verification and backend integration.

Contact

Skills

Core Skills

Physical VerificationTapeout DesignPower ArchitectureSoc DesignPhysical IntegrationBackend DesignFpga DesignEmbedded Systems

Other Skills

Custom routingArea estimationFloorplan activitiesIR drop analysisSOC sign offTSMC technologyBackend physical integrationFloorplanningDRC/LVSAudio digitizationFPGAEmbedded C ProgrammingMicrocontroller InterfacingMicrocontrollersSensors

About

Always looking for challenges in day to day life with the changing technology and developing skills to improve my career. "Failure is unavoidable in our lives. But if We can learn something from it every time, the chance of success will only increase."

Experience

13 yrs 1 mo
Total Experience
2 yrs 7 mos
Average Tenure
6 yrs 9 mos
Current Experience

Stmicroelectronics

3 roles

Senior Staff Engineer

Promoted

Apr 2023Present · 3 yrs 1 mo

  • responsible for the tapeout of design, pv closure, custom routing activities, area estimation, floorplan activities at 7nm and 18nm fdsoi
Tapeout designPhysical verificationCustom routingArea estimationFloorplan activities

Staff Engineer

Dec 2020Mar 2023 · 2 yrs 3 mos

Technical Lead

Jul 2019Dec 2020 · 1 yr 5 mos

  • handling floorplan activities, Physical verification activities, power architecture, ir drop analysis at 28nm fdsoi technology
Floorplan activitiesPhysical verificationPower architectureIR drop analysis

Qualcomm

Senior Design Engineer

Jan 2017Jun 2019 · 2 yrs 5 mos · Noida, Uttar Pradesh, India

  • Physical Verification at SOC sign off activities at 5lpe sec / 7nm TSMC / 8lpp sec / 10lpe sec / 28lp tsmc
Physical verificationSOC sign offTSMC technologySOC design

Nxp semiconductors

Senior Design Engineer

Dec 2015Jan 2017 · 1 yr 1 mo · Noida, Uttar Pradesh, India

  • Responsible for backend physical integration activities (Floorplanning, IR Drop Analysis, DRC/ LVS, Custom Routing, Power Architecture) at 40nm / 90 nm tech node.
Backend physical integrationFloorplanningIR Drop AnalysisDRC/LVSCustom RoutingPower Architecture+2

Freescale semiconductor

2 roles

BE Design Engineer

Jun 2013Nov 2015 · 2 yrs 5 mos · Noida, Uttar Pradesh, India

  • doing physical verification & floorplanning at block level
Physical verificationFloorplanning

intern

Jan 2013Jun 2013 · 5 mos · Noida, Uttar Pradesh, India

  • understanding of physical integration methodology
  • complete soc flow on a cmos90 technology

Amtek medical systems pvt. ltd

Trainee

May 2012Jun 2012 · 1 mo · Greater Delhi Area

  • got insight on various medical equipments such as centiva, Aestiva, Engstrom Ventilators
  • installed in AIIMS, Safadarjung hospital.
  • Familiarization with regular servicing of these equipments.
  • Gained real time experience of equipments servicing at different ICUs of AIIMS.

Iiit allahabad

student

Jan 2012Jun 2012 · 5 mos · Greater Allahabad Area

  • Audio Digitization & Storage Using FPGA; : Prof. M Radhakrishna , IIIT Allahabad

Robosapiens technologies private limited

trainee

May 2011Jun 2011 · 1 mo · Noida, Uttar Pradesh, India

  • Embedded C Programming, UART and Microcontroller Interfacing.
  • Submitted a detailed report on the Project Obstacle Avoider Robot
  • Studied the characteristics of Microcontroller AtMega8.
  • Completed various projects like Line follower, Maze solver, DTMF controlled Robot etc.
  • BSNL (Dec 2011) :
  • Got knowledge on Changing Trends in Technologies In Communication And Networking.
  • Got insight on GSM,CDMA,BROADBAND,OFC Technology used today in BSNL Digital exchange.
  • Got a familiarization with different equipments such as STM,DWDM,C-DOT etc used in Digital
  • Exchange
Audio digitizationFPGAFPGA design

Iiit allahabad

student

Jan 2011Apr 2011 · 3 mos · allahabad

  • 4thSemester
  • Description : A Detector Which Distinguishes b/w Primary Colours as well as Black & white also
  • using LM358 Comparator,7447 Decoder IC & LDR as Sensor. Worked on simulation softwares like NI
  • Multisim, UltiBoard, Diptrace. Got experience in basic Circuit Fabrication Steps like Etching,
  • Photolithography etc. in Dark Room.
Embedded C ProgrammingMicrocontroller InterfacingEmbedded systems

Education

Indian Institute Of Information Technology Allahabad

Bachelor of Technology (BTech) — Electronics and Communications Engineering

Jan 2009Jan 2013

Indian Institute Of Information Technology Allahabad

Bachelor of Technology (BTech)

Jan 2009Jan 2013

dav public school dayanand vihar, delhi

12th

Jan 2007Jan 2009

dav public school khagual patna

10th cbse — science maths

Jan 2004Jan 2007

Stackforce found 100+ more professionals with Physical Verification & Tapeout Design

Explore similar profiles based on matching skills and experience

Abhishek Raj - Software Engineer | Stackforce