Aditya Sharma

CTO

Ghaziabad, Uttar Pradesh, India7 yrs 8 mos experience
Most Likely To Switch

Key Highlights

  • Experienced in design automation for semiconductors.
  • Proficient in multiple programming languages including Python and Perl.
  • Technical lead with a strong background in layout design.
Stackforce AI infers this person is a semiconductor design automation expert with strong programming skills.

Contact

LinkedIn

Skills

Core Skills

Layout DesignCadence Virtuoso

Other Skills

Xilinx ISEBashPerlPython (Programming Language)Analog CircuitsDigital circuitsUnixVerilogADEcadence assuraCadence SkillCadence SpectreCalibre

About

Experienced Design Automation Engineer with a demonstrated history of working in the semiconductors industry. Skilled in Python (Programming Language), Perl, Bash, Xilinx ISE, and Cadence Virtuoso Layout Editor. Strong engineering professional with a Bachelor of Technology focused in Electrical, Electronics and Communications Engineering from Uttar Pradesh Technical University.

Experience

7 yrs 8 mos
Total Experience
1 yr 11 mos
Average Tenure
2 yrs 7 mos
Current Experience

Stmicroelectronics

Technical Lead

Oct 2023 – Present · 2 yrs 7 mos · Noida, Uttar Pradesh, India

Layout DesignCadence VirtuosoXilinx ISEBashPerlPython (Programming Language)

Intel corporation

Component Design Engineer

Apr 2021 – Sep 2023 · 2 yrs 5 mos · Bengaluru, Karnataka, India

Sankalp semiconductor

PDK-Design Automation Engineer

Jan 2019 – Mar 2021 · 2 yrs 2 mos · Mudhol, Karnataka, India

Pine training academy

ASIC Design and Full Custom Layout

Jun 2018 – Dec 2018 · 6 mos

Education

Inderprastha Engineering College

Bachelor of Technology

Jan 2013 – Jan 2017

Stackforce found 100+ more professionals with Layout Design & Cadence Virtuoso

Explore similar profiles based on matching skills and experience

Krittish Ray Chaudhuri

Krittish Ray Chaudhuri

Senior Lead Engineer

at Qualcomm

Bengaluru, India11 yrs 11 mos exp
Photonics Technology
Pranav Gautam

Pranav Gautam

Senior analog/RFIC design engineer

at MediaTek

Ghaziabad, India2 yrs 10 mos exp
Analog Circuit DesignRFIC DesignDigital IC Design
Eshwaraiah Rajashekar

Eshwaraiah Rajashekar

Senior Mask Design Engineer.

at NVIDIA

Bengaluru, India6 yrs 10 mos exp
VLSIASIC
Bharath N

Bharath N

Accumulated Expertise

at Career-Wide Experience

Pune, India0 mo exp
Analog Circuit DesignCadence Software
SS

Saroj Singh

Manager

at Synopsys India pvt ltd

Bengaluru, India19 yrs 8 mos exp
VLSICircuit DesignMemory Layout DesignPhysical VerificationsFull Custom Memory Layout
KZ

Kaiynat Zafer

Senior Lead Design Engineer

at Qualcomm

Delhi, India7 yrs 9 mos exp
shivangi shukla

shivangi shukla

Senior Design Engineer

at NXP Semiconductors

Delhi, India3 yrs 8 mos exp
Physical DesignDigital VLSI Design
MY

Muneesh Yadav

CAD Engineer

at UANDWE, Inc.

Gurugram, India3 yrs 7 mos exp
Cadence SkillCircuit DesignPython (Programming Language)RTL CodingShell Scripting