S

Sudeepto Majumdar

CEO

Hillsboro, Oregon, United States11 yrs 10 mos experience
Highly Stable

Key Highlights

  • Expert in Performance Analysis and CPU design.
  • Proven track record in VLSI and Microarchitecture.
  • Strong background in advanced power management techniques.
Stackforce AI infers this person is a Computer Architecture expert with a focus on VLSI and performance optimization.

Contact

LinkedIn

Skills

Core Skills

Performance AnalysisCpu DesignPower Management

Other Skills

JupyterData StructuresMemoryC++MicroarchitectureVery-Large-Scale Integration (VLSI)RiscvObject-Oriented Programming (OOP)ASICAlgorithmsProgrammingControl Systems DesignMicrocontrollersDebuggingApplication-Specific Integrated Circuits (ASIC)

About

Interested in Advanced Microarchitecture, Logic Design, Performance Analysis for NextGen products.

Experience

11 yrs 10 mos
Total Experience
2 yrs 8 mos
Average Tenure
1 yr
Current Experience

Google

CPU Architect

May 2025 – Present · 1 yr · Portland, Oregon Metropolitan Area · Hybrid

Micron technology

Senior Performance Architect

Oct 2024 – May 2025 · 7 mos · San Jose, California, United States · On-site

Intel corporation

2 roles

CPU Architect

Mar 2018 – Oct 2024 · 6 yrs 7 mos · Hillsboro, Oregon · On-site

JupyterData StructuresPerformance AnalysisCPU designMemoryC+++1

Graduate Intern

May 2017 – Aug 2017 · 3 mos · Hillsboro, Oregon

  • Improved control flow efficiency on the HIVE platform.
  • Performance Analysis for the uncore engines.
Very-Large-Scale Integration (VLSI)Performance Analysis

Nc state university

Graduate Research Assistant

May 2016 – May 2017 · 1 yr · Raleigh, North Carolina Area

  • Device architectural level power estimation technique using a heterogeneous superscalar processor called the Anycore RISCV toolset.
JupyterVery-Large-Scale Integration (VLSI)Performance AnalysisPower ManagementRiscv

Intel corporation

Hardware Engineer

Jul 2013 – Dec 2015 · 2 yrs 5 mos

  • Design motherboard platforms for showcasing and testing new Intel chips, and to provide reference to OEMS on building systems with Intel SOCs.

Avaya

Intern

May 2012 – Jul 2012 · 2 mos

  • Researched experimentally on WiFi Direct and developed ideas for its use for video conferencing using disconnected devices.

Education

North Carolina State University

Master of Science (M.S.) — Digital VLSI and Computer Architecture

Jan 2016 – Dec 2017

Indian Institute of Technology, Delhi

Bachelor of Technology (B.Tech.)

Jan 2009 – Jan 2013

Stackforce found 100+ more professionals with Performance Analysis & Cpu Design

Explore similar profiles based on matching skills and experience

Shantanu Jain

Shantanu Jain

Lead Member Consulting Staff

at Mentor Graphics

Noida, India13 yrs 11 mos exp
CompilersEmbedded Software
Pravin Bagul

Pravin Bagul

Senior Staff Engineer

at Synopsys Inc

Pune, India8 yrs 7 mos exp
ASIC DesignRTL DesignCDCLint
Naveen Yadav

Naveen Yadav

FPGA Developer

at AlphaGrep

Bengaluru, India2 yrs 4 mos exp
ASIC DesignEvent CoordinationVerification
Rishi K Pillai

Rishi K Pillai

Senior Member of Technical Staff

at AMD

Bengaluru, India12 yrs 8 mos exp
Functional VerificationASICCPU Sub-SystemBuilt-In-Self-Test
KK

kalyan kumar o

Sr.Staff Engineer / Manager

at Qualcomm

Bengaluru, India16 yrs 5 mos exp
ASICVLSI
MIDHUN C K

MIDHUN C K

Manager

at NVIDIA

Bengaluru, India0 mo exp
Physical DesignVLSI
Abhijit Joshi

Abhijit Joshi

Senior CPU Design Engineer

at NVIDIA

Bengaluru, India13 yrs 8 mos exp
Ravali Gandra

Ravali Gandra

Lead Engineer

at Qualcomm

Hyderabad, India7 yrs 9 mos exp