Sulagna Podder

Software Engineer

Bengaluru, Karnataka, India3 yrs 8 mos experience
Most Likely To Switch

Key Highlights

  • Experienced in VLSI design and physical design engineering.
  • Proficient in multiple programming languages and design tools.
  • Strong educational background with MTech in VLSI.
Stackforce AI infers this person is a VLSI design engineer with expertise in physical design and electronics.

Contact

LinkedIn

Skills

Core Skills

Vlsi DesignPhysical Design

Other Skills

TCL PERL PYTHON VERILOGCadence VirtuosoCadence SpectreTCLPYTHONPERLLINUXVERILOGVerilog-ASynopsys FormalitySynopsys PrimetimeSynopsys tools

About

Passionate about VLSI design and electronics.Want to learn and explore more of it..

Experience

3 yrs 8 mos
Total Experience
1 yr 10 mos
Average Tenure
1 yr 11 mos
Current Experience

Qualcomm

Senior Physical Design Engineer

May 2024 – Present · 1 yr 11 mos · Bengaluru, Karnataka, India

TCL PERL PYTHON VERILOGCadence VirtuosoCadence SpectreTCLPYTHONPERL+8

Mediatek

2 roles

Senior Physical Design Engineer

Jul 2022 – Apr 2024 · 1 yr 9 mos

Physical design intern

Sep 2021 – Jul 2022 · 10 mos

Education

Vellore Institute of Technology

Master of Technology - MTech — VLSI

Jan 2020 – Jan 2022

Meghnad Saha Institute Of Technology

Bachelor of Technology - BTech — ECE

Meghnad Saha Institute Of Technology(MSIT)

Bachelor of Technology - BTech — Ece

Stackforce found 100+ more professionals with Vlsi Design & Physical Design

Explore similar profiles based on matching skills and experience

Ankur Shukla

Ankur Shukla

Senior Staff Engineer

at Qualcomm

Noida, India12 yrs 9 mos exp
AA

Abhilash Anand

Intern

at Intel Corporation

New Delhi, India0 mo exp
Gutlapalli Swaroopa

Gutlapalli Swaroopa

SOC Design Verification Engineer

at Intel Corporation

India2 yrs 9 mos exp
SystemVerilogUniversal Verification Methodology (UVM)Embedded Systems
Deepanshu Vashishtha

Deepanshu Vashishtha

Design Verification Engineer

at AMD

New Delhi, India3 yrs 8 mos exp
Functional VerificationDesign Verification
Krishnaraju B

Krishnaraju B

Silicon engineer

at Meta

Bengaluru, India8 yrs 8 mos exp
Abhishek Chatterjee

Abhishek Chatterjee

Senior Engineer

at NVIDIA

Bengaluru, India12 yrs 8 mos exp
Functional VerificationUniversal Verification Methodology (UVM)
Aditya Kumar Bharati

Aditya Kumar Bharati

Principal Engineer

at NXP Semiconductors

Bengaluru, India12 yrs 10 mos exp
VLSI Physical DesignTeam BuildingPlace & RouteProject ManagementTeaching
Srikanth Vaggu

Srikanth Vaggu

RTL Design Engineer

at MediaTek

Bengaluru, India5 yrs 3 mos exp
RTL DesignProject ManagementSynthesisStatic Timing Analysis