Deepanshu Vashishtha

Product Engineer

New Delhi, Delhi, India3 yrs 8 mos experience
AI ML PractitionerHighly Stable

Key Highlights

  • M.Tech candidate at IIT Kanpur with CPI of 8.25.
  • Secured AIR 269 in GATE ECE 2022.
  • Final selection in Coal India Limited 2022.
Stackforce AI infers this person is a Design Verification Engineer with expertise in VLSI and Functional Verification.

Contact

LinkedIn

Skills

Core Skills

Functional VerificationDesign Verification

Other Skills

LinuxUniversal Verification Methodology (UVM)Network on chipAnalog CircuitsDigital Signal ProcessingVLSI Design FlowStatic Timing AnalysisDFTPhysical DesignLTSpiceSystemVerilogC (Programming Language)Electrical EngineeringWireless CommunicationPython (Programming Language)

About

• M.Tech candidate at IIT Kanpur with a CPI of 8.25. • Secured AIR 269 in GATE ECE 2022. • Comprehensive skills in Verilog, System Verilog, UVM, Linux, C. • Got final selection in Coal India Limited 2022 and shortlisted for BARC interview.

Experience

3 yrs 8 mos
Total Experience
2 yrs 8 mos
Average Tenure
1 yr 8 mos
Current Experience

Amd

Design Verification Engineer

Aug 2024 – Present · 1 yr 8 mos · Hyderabad, Telangana, India · On-site

LinuxUniversal Verification Methodology (UVM)Functional VerificationDesign Verification

Indian institute of technology, kanpur

Teaching Assistant

Aug 2022 – Present · 3 yrs 8 mos · India

  • Facilitated smooth information dissemination in a class of ~250 students.
  • Assisted the professor in conducting lab-related activities for the EE lab.

Chegg inc.

Subject Matter Expert

May 2022 – Present · 3 yrs 11 mos

  • Solved 100+ technical problems.
  • Subjects involved were digital electronics, network theory, etc.

Tutorbro

Subject Matter Expert

Apr 2022 – Jul 2022 · 3 mos · Delhi, India

  • Solved 400+ technical problems.
  • Subjects involved were digital electronics, network theory, etc.

Education

Indian Institute of Technology, Kanpur

Master of Technology - MTech — Signal Processing Communication and Networks (SPCOM)

Jul 2022 – Aug 2024

FEROZE GANDHI INSTITUTE OF ENGG AND TECHNOLOGY , RAEBARELI

Electronics and Communications Engineering

Jan 2015 – Jan 2019

Stackforce found 100+ more professionals with Functional Verification & Design Verification

Explore similar profiles based on matching skills and experience

AT

Ashutosh Tiwari

ASIC Engineering Manager

at Meta

Bengaluru, India26 yrs 3 mos exp
RC

R C.

IP/SubSystem/SoC Verification Engineer

at Microsoft

Portland, United States17 yrs 6 mos exp
Protocol KnowledgeVerification IP Development
Vinod K.

Vinod K.

Design Verification

at NVIDIA

Cupertino, United States15 yrs 6 mos exp
Design VerificationModeling
Kashish M.

Kashish M.

Lead Design Engineer

at Cadence Design Systems

Noida, India9 yrs 8 mos exp
Assertions DevelopmentUniversal Verification MethodologyVerification IP Development
ANKUSH KUMAR YADAV

ANKUSH KUMAR YADAV

ASIC Engineer DV

at Meta

Allahabad, India4 yrs 9 mos exp
Universal Verification Methodology (UVM)
PREM DEEP VERMA

PREM DEEP VERMA

Senior Lead Verification Engineer

at Qualcomm

Bengaluru, India7 yrs 8 mos exp
Anindya Nandi

Anindya Nandi

Sr. Director, Hardware Engineering

at NVIDIA

Bengaluru, India23 yrs 1 mo exp
Processor Core Design & VerificationPower Management VerificationFormal Verification
YC

Yogissh C.

Sr. Manager, DV - SoC Lead

at Altera

Penang, Malaysia22 yrs 6 mos exp
Customer EngagementIP verificationMIPI VIP developmentPCIe QVIP developmentSoC Verification