Aafreen Naik

Software Engineer

Bengaluru, Karnataka, India7 yrs 11 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Experienced in semiconductor design and verification.
  • Proficient in multiple hardware description languages.
  • Strong educational background in Electronics and Communication.
Stackforce AI infers this person is a semiconductor design engineer with expertise in verification methodologies.

Contact

Skills

Core Skills

SystemverilogUniversal Verification Methodology (uvm)

Other Skills

VerilogPerlGLSVery-Large-Scale Integration (VLSI)Microsoft OfficeC (Programming Language)RTL DesignMicrosoft PowerPointRTL CodingSystem on a Chip (SoC)DebuggingC++

About

Experience with a demonstrated history of working in the semiconductors industry. Skilled in Perl, Verilog, Microsoft Office, Universal Verification Methodology (UVM), and SystemVerilog. Strong engineering professional with a B.E focused in ECE from GM Institute of Technology.

Experience

7 yrs 11 mos
Total Experience
2 yrs 7 mos
Average Tenure
4 yrs 5 mos
Current Experience

Amd

Design Verification Engineer

Nov 2021Present · 4 yrs 5 mos · Bengaluru, Karnataka, India

SystemVerilogVerilogUniversal Verification Methodology (UVM)Perl

L&t technology services limited

LTTS-3

Oct 2019Jul 2021 · 1 yr 9 mos · India

Graphene semiconductor services pvt ltd.

Member Of Technical Staff

Jan 2018Oct 2019 · 1 yr 9 mos · Bangalore

Maven silicon

VLSI Design and verification Trainee

Sep 2017Dec 2017 · 3 mos · Bangalore

Education

GM Institute of Technology

B.E — ECE

Jan 2013Jan 2017

Alva's College of Education, Sundari Ananda Alva Campus, Moodabidri

Pre University course — PCMB

Jan 2011Jan 2013

Stackforce found 100+ more professionals with Systemverilog & Universal Verification Methodology (uvm)

Explore similar profiles based on matching skills and experience