S

Sudhakar Vasantham

CEO

Bengaluru, Karnataka, India8 yrs 7 mos experience
Highly Stable

Key Highlights

  • Expertise in Gate Level Simulation and BIST systems.
  • Optimizing design-for-testability processes.
  • Collaborative approach in dynamic semiconductor environments.
Stackforce AI infers this person is a Semiconductor Design and Testing Specialist.

Contact

LinkedIn

Skills

Core Skills

SemiconductorsDft

Other Skills

Gate Level SimulationBISTRTL VerificationTessentSimulationspatteen generationAutomatic Test Pattern Generation (ATPG)TMBISTVerdiVCS

About

AMD leverages expertise in Gate Level Simulation and Built-In Self-Test (BIST) systems to advance semiconductor design and testing methodologies. Current contributions focus on optimizing design-for-testability processes to support innovative product development. Academic foundation in Electrical, Electronics, and Communications Engineering from Rajiv Gandhi University enriches a strategic approach to semiconductor challenges. Previous tenure at MediaTek further refined skills in DFT engineering, fostering a collaborative and solution-driven mindset in dynamic environments.

Experience

8 yrs 7 mos
Total Experience
3 yrs 9 mos
Average Tenure
1 yr 1 mo
Current Experience

Amd

Member of Technical Staff

Mar 2025 – Present · 1 yr 1 mo · India

Gate Level SimulationBISTSemiconductorsRTL VerificationDFT

Mediatek

2 roles

Staff DFT Engineer

Aug 2023 – May 2025 · 1 yr 9 mos · Bengaluru, Karnataka, India

Senior DFT Engineer

Sep 2019 – Jul 2023 · 3 yrs 10 mos · Bengaluru, Karnataka, India

Tessolve

Post Silicon Validation Engineer

Aug 2017 – Sep 2019 · 2 yrs 1 mo · Bengaluru, Karnataka, India

Education

RAJIV GANDHI UNIVERSITY OF KNOWLEDGE TECHNOLOGIES, RK VALLEY

Bachelor of Technology - BTech

Jan 2013 – Jan 2017

Stackforce found 100+ more professionals with Semiconductors & Dft

Explore similar profiles based on matching skills and experience

goutam pakki

goutam pakki

Senior Member of Technical Staff

at AMD

Hyderabad, India13 yrs 7 mos exp
Logic DesignFunctional Verification
Vikas Sethi

Vikas Sethi

Senior Director, SoC Design & Design Tech.

at MIPS

Bengaluru, India29 yrs 8 mos exp
AT

Ashutosh Tiwari

ASIC Engineering Manager

at Meta

Bengaluru, India26 yrs 3 mos exp
BK

BalaKrishna K

SoC DFT LEAD

at Google

Bengaluru, India19 yrs 9 mos exp
Raj Roshan

Raj Roshan

SMTS Silicon Design Engineer

at AMD

Bengaluru, India14 yrs 11 mos exp
SoC Timing SignoffCustom ClockingFull Chip TimingSoC DesignSTA Management
AS

Amit Sharma

Sr Director, Program Management

at Qualcomm

Bengaluru, India25 yrs 8 mos exp
RM

Raghavendra M

DFT Engineer

at Sivaltech

Bengaluru, India13 yrs 9 mos exp
DFTJTAG
AM

Ajesh M P

Automation Engineer

at TESSMOTECH PRIVATE LIMITED

Ernakulam, India9 yrs 10 mos exp