aditi barman

DevOps Engineer

Bengaluru, Karnataka, India14 yrs 6 mos experience
Highly Stable

Key Highlights

  • 20 Tape outs across multiple technology nodes.
  • Expertise in Physical Design and Static Timing Analysis.
  • Strong background with leading semiconductor companies.
Stackforce AI infers this person is a VLSI Physical Design Engineer with extensive experience in semiconductor design.

Contact

aditi1327@gmail.comLinkedIn

Skills

Core Skills

Physical DesignStatic Timing Analysis

Other Skills

Clock Tree SynthesisSynopsys PrimetimePerl ScriptUnixVHDLVerilogSynthesis & STAC++Place & RouteFloorplanningPrimetimeIC CompilerDesign CompilerMVRCEncounter

About

Experience in Physical Design. 20 Tape outs on 5nm, 7nm , 14nm , 20nm , 28 nm and 14nm and 90nm. Special skills: complete Rtl2GDs , Synthesis & STA , Floorplan, LEC, PnR, MVRC, DRC LVS, IR, ECO

Experience

14 yrs 6 mos
Total Experience
2 yrs 7 mos
Average Tenure
1 yr 4 mos
Current Experience

7rays semiconductors india private limited

Senior Technical Staff

Jan 2025 – Present · 1 yr 4 mos · Bangalore Urban, Karnataka, India · Hybrid

Capgemini engineering

Manager

Jan 2023 – Feb 2025 · 2 yrs 1 mo · Bengaluru, Karnataka, India

Amd

Senior Physical Design Engineer

Dec 2015 – Jan 2023 · 7 yrs 1 mo · Bengaluru, Karnataka, India

Clock Tree SynthesisSynopsys PrimetimePhysical DesignStatic Timing Analysis

Sankalp semiconductor pvt ltd

ASIC Physical Design Engineer

Oct 2014 – Nov 2015 · 1 yr 1 mo · Bengaluru Area, India

Clock Tree SynthesisSynopsys PrimetimePhysical Design

Infosys

Associate Consultant

Feb 2014 – Sep 2014 · 7 mos · Bengaluru Area, India

Synopsys PrimetimeStatic Timing Analysis

Wipro technologies

physical design engineer

Aug 2011 – Jan 2014 · 2 yrs 5 mos · bangalore

  • I have started my career with Wipro Technologies from Aug 2011 in Physical Design- VLSI Domain , immediately after completing M.Tech(VLSI & Microelectronics). I have 2 yrs of experience in Physical Design. My key skills are : Synthesis & STA, Floorplan, PnR, DRC.
Synopsys PrimetimePhysical Design

Education

West Bengal University of Technology, Kolkata

Master of Technology (M.Tech.) — VLSI

Jan 2009 – Jan 2011

TECHNO INDIA SALTLAKE,WBUT

M.TECH — VLSI&MICROELECTRONICS

Jan 2009 – Jan 2011

Visvesvaraya Technological University

Bachelor's degree — Electronics and Communications Engineering

Jan 2005 – Jan 2009

M.V.J COLLEGE OF ENGINEERING

B.E — ECE

Jan 2005 – Jan 2009

KENDRIYA VIDYALAYA No.1

ALL INDIA SENIOR SECONDARY CERTIFICATE; 12th

Jan 2004 – Present

KENDRIYA VIDYALAYA No.1

10th

Jan 2002 – Present

Stackforce found 100+ more professionals with Physical Design & Static Timing Analysis

Explore similar profiles based on matching skills and experience

Avilash Mohanty

Avilash Mohanty

Senior Physical Design Engineer

at NVIDIA

Delhi, India8 yrs 10 mos exp
Arun Koithyar

Arun Koithyar

Digital Design Manager

at Texas Instruments

Bengaluru, India25 yrs 3 mos exp
SRUTHY S

SRUTHY S

Engineer

at MediaTek

Palakkad, India8 yrs 10 mos exp
Embedded SystemsVery-Large-Scale Integration (VLSI)
Varun Aggarwal

Varun Aggarwal

Senior Engineering Manager

at NVIDIA

Bengaluru, India16 yrs 2 mos exp
SoCVLSI
Raja Mondal

Raja Mondal

Lead Engineer

at Cadence

Bangalore Urban, India8 yrs 3 mos exp
AT

Abhesh Tripathi

Memory Solutions Architect at Intel

at Intel Corporation

Bengaluru, India19 yrs 6 mos exp
arun cs

arun cs

Senior Department Manager

at MediaTek

Bengaluru, India21 yrs 2 mos exp
CharacterizationASIC
Deepak Anand Mani

Deepak Anand Mani

Sr. Business R&D Professional

at Hitachi Energy

Bengaluru, India15 yrs 1 mo exp