Aravind B

Software Engineer

Kerala, India4 yrs 6 mos experience
Highly Stable

Key Highlights

  • Senior Engineer with expertise in Physical Design.
  • Experience at Qualcomm and MediaTek.
  • Strong background in Verilog and Synopsys tools.
Stackforce AI infers this person is a Semiconductor Design Engineer with a focus on Physical Design and Synthesis.

Contact

LinkedIn

Skills

Core Skills

Physical DesignLogic Synthesis

Other Skills

Physical SynthesisCLPLECVerilogSynopsys PrimetimeShell ScriptingPerlSynopsys IC CompilerNC-VerilogTCL

Experience

4 yrs 6 mos
Total Experience
3 yrs
Average Tenure
1 yr 6 mos
Current Experience

Qualcomm

Senior Engineer

Nov 2024 – Present · 1 yr 6 mos · Bengaluru, Karnataka, India · On-site

Physical SynthesisLogic SynthesisCLPLECVerilogPhysical Design+6

Mediatek

Synthesis STA Engineer

Nov 2021 – Nov 2024 · 3 yrs · Bengaluru, Karnataka, India

Nokia

Student Intern

Aug 2020 – Jul 2021 · 11 mos · Bengaluru, Karnataka, India

Education

Manipal Institute of Technology

Master of Technology - MTech — Microelectronics

Jan 2019 – Jan 2021

Amrita University, Amritapuri Campus

Bachelor of Technology - BTech

Jan 2013 – Jan 2017

Stackforce found 100+ more professionals with Physical Design & Logic Synthesis

Explore similar profiles based on matching skills and experience

Utsasarit Dutta

Utsasarit Dutta

Synthesis and STA Engineer

at MediaTek

Bengaluru, India2 yrs 10 mos exp
Static Timing Analysis
pradeep chandra k

pradeep chandra k

Technical Lead

at HCL Technologies

Hyderabad, India7 yrs 1 mo exp
Physical Design
Himanshu Gupta

Himanshu Gupta

Digital Design Engineer

at Intel Corporation

Lucknow, India1 yr 9 mos exp
Digital Circuit DesignVLSI
Atul Mukkawar

Atul Mukkawar

Lead Engineer

at Qualcomm

India9 yrs 8 mos exp
Very-Large-Scale Integration (VLSI)Application-Specific Integrated Circuits (ASIC)
Burhanuddin Dhandhukawala

Burhanuddin Dhandhukawala

Hardware Design Engineer

at HIGH FREQUENCY TRADING

Greater Delhi, India5 yrs 9 mos exp
vikas agrawal

vikas agrawal

Asic Engineer Emulation

at Meta

Bengaluru, India19 yrs 5 mos exp
ASICFunctional Verification
Dimple Lalwani

Dimple Lalwani

ASIC Design Engineer

at Meta

Bengaluru, India18 yrs 6 mos exp
SoCASIC
Rajiv Mittal

Rajiv Mittal

CTO and Head of Engineering

at LeadSoc Technologies Pvt Ltd

Bengaluru, India25 yrs 3 mos exp